Inventor · disambiguated record
Chih-Wei Yao
Also filed as: YAO CHIH-WEI
30 granted patents·7 pending applications·219 citations·filing 2007–2025
96Inventor score
Files withSAMSUNG ELECTRONICS CO LTD28MARVELL INT LTD2MARVELL WORLD TRADE LTD2YAO CHIH-WEI2GAO XIANG1
Top patents by PatentIndex Score
37 records- 0198US10965297B1Sigma-delta modulation quantization error reduction technique for fractional-N phase-locked loop (PLL)SAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Mar 30, 2021·16 cites·22 claims
- 0296US8564471B1High resolution sampling-based time to digital converterGAO XIANG·Filed 2011·Granted Oct 22, 2013·56 cites·19 claims
- 0395US10917078B2System and method for fast converging reference clock duty cycle correction for digital to time converter (DTC)-based analog fractional-N phase-locked loop (PLL)SAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Feb 9, 2021·7 cites·20 claims
- 0495US10581418B2System and method for fast converging reference clock duty cycle correction for digital to time converter (DTC)-based analog fractional-N phase-locked loop (PLL)SAMSUNG ELECTRONICS CO LTD·Filed 2018·Granted Mar 3, 2020·13 cites·20 claims
- 0594US9746832B1System and method for time-to-digital converter fine-conversion using analog-to-digital converter (ADC)SAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Aug 29, 2017·13 cites·20 claims
- 0692US10623010B2System and method of calibrating input signal to successive approximation register (SAR) analog-to-digital converter (ADC) in ADC-assisted time-to- digital converter (TDC)SAMSUNG ELECTRONICS CO LTD·Filed 2018·Granted Apr 14, 2020·9 cites·20 claims
- 0792US9240914B2Communication system with frequency synthesis mechanism and method of operation thereofSAMSUNG ELECTRONICS CO LTD·Filed 2014·Granted Jan 19, 2016·19 cites·20 claims
- 0892US7847650B2Low phase-noise oscillatorPENTOMICS INC·Filed 2007·Granted Dec 7, 2010·25 cites·13 claims
- 0990US8970421B1High resolution sampling-based time to digital converterMARVELL INT LTD·Filed 2013·Granted Mar 3, 2015·12 cites·20 claims
- 1089US10996634B2System and method for fast-converging digital-to-time converter (DTC) gain calibration for DTC-based analog fractional-N phase lock loop (PLL)SAMSUNG ELECTRONICS CO LTD·Filed 2018·Granted May 4, 2021·9 cites·24 claims
- 1186US10841072B2System and method for providing fast-settling quadrature detection and correctionSAMSUNG ELECTRONICS CO LTD·Filed 2019·Granted Nov 17, 2020·5 cites·18 claims
- 1286US8461886B1Circuit and circuit method for reduction of PFD noise contribution for ADPLLYAO CHIH-WEI·Filed 2011·Granted Jun 11, 2013·8 cites·29 claims
- 1384US10418981B2System and method for calibrating pulse width and delaySAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Sep 17, 2019·4 cites·20 claims
- 1482US11115005B2Ring voltage controlled oscillator (VCO) startup helper circuitSAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Sep 7, 2021·2 cites·4 claims
- 1582US9219484B2Reference clock compensation for fractional-N phase lock loops (PLLS)MARVELL WORLD TRADE LTD·Filed 2014·Granted Dec 22, 2015·4 cites·20 claims
- 1681US11431344B2Apparatus and method for automatic search of sub-sampling phase locked loop (SS-PLL) locking acquisitionSAMSUNG ELECTRONICS CO LTD·Filed 2021·Granted Aug 30, 2022·1 cites·22 claims
- 1781US8564342B2Reference clock compensation for fractional-N phase lock loops (PLLs)YAO CHIH-WEI·Filed 2012·Granted Oct 22, 2013·5 cites·20 claims
- 1880US11063599B2Apparatus and method for automatic search of sub-sampling phase locked loop (SS-PLL) locking acquisitionSAMSUNG ELECTRONICS CO LTD·Filed 2019·Granted Jul 13, 2021·2 cites·26 claims
- 1979US11233627B2System and method for providing fast-settling quadrature detection and correctionSAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Jan 25, 2022·1 cites·18 claims
- 2078US10009036B2System and method of calibrating input signal to successive approximation register (SAR) analog-to-digital converter (ADC) in ADC-assisted time-to-digital converter (TDC)SAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Jun 26, 2018·3 cites·20 claims
- 2177US10812088B2Synchronous sampling in-phase and quadrature-phase (I/Q) detection circuitSAMSUNG ELECTRONICS CO LTD·Filed 2018·Granted Oct 20, 2020·2 cites·18 claims
- 2270US11175633B2System and method for fast-converging digital-to-time converter (DTC) gain calibration for DTC-based analog fractional-N phase lock loop (PLL)SAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Nov 16, 2021·1 cites·18 claims
- 2370US9356555B2Fine tuning control for a digitally controlled oscillatorSAMSUNG ELECTRONICS CO LTD·Filed 2014·Granted May 31, 2016·2 cites·19 claims
- 2467US12425275B2Hybrid source-series termination driver with constant output swingSAMSUNG ELECTRONICS CO LTD·Filed 2024·Granted Sep 23, 2025·0 cites·20 claims
- 2559US2025298771A1System and method for modular hbm chiplet architectureSAMSUNG ELECTRONICS CO LTD·Filed 2025·Application pending·0 cites
- 2659US2025298760A1Memory Chiplet ArchitectureSAMSUNG ELECTRONICS CO LTD·Filed 2025·Application pending·0 cites
- 2759US2025307413A1Method and device for quick boot of high bandwidth memory (hbm) diesSAMSUNG ELECTRONICS CO LTD·Filed 2025·Application pending·0 cites
- 2859US2025298766A1Method and device for mapping of high bandwidth memory base dieSAMSUNG ELECTRONICS CO LTD·Filed 2025·Application pending·0 cites
- 2958US11050428B2Synchronous sampling in-phase and quadrature-phase (I/Q) detection circuitSAMSUNG ELECTRONICS CO LTD·Filed 2020·Granted Jun 29, 2021·0 cites·24 claims
- 3055US2021067166A1Multiphase injection locked sub-sampling phase locked loop (pll) circuitSAMSUNG ELECTRONICS CO LTD·Filed 2020·Application pending·0 cites
- 3154US2020014374A1System and method for calibrating pulse width and delaySAMSUNG ELECTRONICS CO LTD·Filed 2019·Application pending·0 cites
- 3253US9595915B2Fine tuning control apparatus and methodSAMSUNG ELECTRONICS CO LTD·Filed 2016·Granted Mar 14, 2017·0 cites·20 claims
- 3350US8717074B2Reference clock compensation for fractional-N phase lock loops (PLLs)MARVELL WORLD TRADE LTD·Filed 2013·Granted May 6, 2014·0 cites·20 claims
- 3448US2025125815A1Hybrid dac-based driver structureSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 3547US8604849B1Circuit and circuit methods for reduction of PFD noise contribution for ADPLLMARVELL INT LTD·Filed 2013·Granted Dec 10, 2013·0 cites·20 claims
- 3645US11354476B2Simulation method of an electron deviceWATANABE HIROSHI·Filed 2019·Granted Jun 7, 2022·0 cites·7 claims
- 3740US9379662B2System and method using temperature tracking for a controlled oscillatorSAMSUNG ELECTRONICS CO LTD·Filed 2015·Granted Jun 28, 2016·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Chih-Wei Yao files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →