Inventor · disambiguated record
Chikaaki Kodama
Also filed as: KODAMA CHIKAAKI
39 granted patents·15 pending applications·105 citations·filing 2004–2025
97Inventor score
Top patents by PatentIndex Score
54 records- 0198US11990406B2Manufacturing method of a semiconductor device and method for creating a layout thereofKIOXIA CORP·Filed 2022·Granted May 21, 2024·2 cites·17 claims
- 0298US11417600B2Manufacturing method of a semiconductor device and method for creating a layout thereofKIOXIA CORP·Filed 2020·Granted Aug 16, 2022·3 cites·17 claims
- 0396US9806021B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA MEMORY CORP·Filed 2017·Granted Oct 31, 2017·8 cites·12 claims
- 0495US10163790B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA MEMORY CORP·Filed 2017·Granted Dec 25, 2018·5 cites·10 claims
- 0593US10854546B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA MEMORY CORP·Filed 2019·Granted Dec 1, 2020·3 cites·18 claims
- 0693US2025343138A1Manufacturing method of a semiconductor device and method for creating a layout thereofKIOXIA CORP·Filed 2025·Application pending·0 cites
- 0793US2025343137A1Manufacturing method of a semiconductor device and method for creating a layout thereofKIOXIA CORP·Filed 2025·Application pending·0 cites
- 0891US12456680B2Manufacturing method of a semiconductor device and method for creating a layout thereofKIOXIA CORP·Filed 2024·Granted Oct 28, 2025·0 cites·37 claims
- 0986US8298928B2Manufacturing method of a semiconductor device and method for creating a layout thereofYANAGIDAIRA KOSUKE·Filed 2008·Granted Oct 30, 2012·6 cites·14 claims
- 1083US8336006B2Mask-layout creating method, apparatus therefor, and computer program productKODERA KATSUYOSHI·Filed 2011·Granted Dec 18, 2012·19 cites·8 claims
- 1182US10198546B2Assist pattern arrangement method and recording mediumTOSHIBA MEMORY CORP·Filed 2017·Granted Feb 5, 2019·3 cites·18 claims
- 1280US8865583B2Manufacturing method of a semiconductor device and method for creating a layout thereofYANAGIDAIRA KOSUKE·Filed 2012·Granted Oct 21, 2014·2 cites·34 claims
- 1379US8972907B1Layout correcting method, recording medium and design layout correcting apparatusTOSHIBA KK·Filed 2014·Granted Mar 3, 2015·7 cites·20 claims
- 1479US7777348B2Semiconductor deviceTOSHIBA KK·Filed 2007·Granted Aug 17, 2010·9 cites·8 claims
- 1578US9953126B2Method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor deviceTOSHIBA MEMORY CORP·Filed 2014·Granted Apr 24, 2018·4 cites·27 claims
- 1678US8336005B2Pattern dimension calculation method and computer program productTAGUCHI TAKAFUMI·Filed 2011·Granted Dec 18, 2012·5 cites·20 claims
- 1773US7713833B2Method for manufacturing semiconductor deviceTOSHIBA KK·Filed 2009·Granted May 11, 2010·4 cites·12 claims
- 1872US7998642B2Mask pattern data creation method and maskTOSHIBA KK·Filed 2009·Granted Aug 16, 2011·3 cites·15 claims
- 1971US10490499B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA MEMORY CORP·Filed 2018·Granted Nov 26, 2019·0 cites·9 claims
- 2071US8143171B2Method for manufacturing semiconductor device and computer readable medium for storing pattern size setting programMASHITA HIROMITSU·Filed 2009·Granted Mar 27, 2012·3 cites·6 claims
- 2170US9977855B2Method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor deviceTOSHIBA MEMORY CORP·Filed 2014·Granted May 22, 2018·2 cites·21 claims
- 2268US9177854B2Method of manufacturing semiconductor device using sidewall films for pitch multiplication in forming interconnectsTOSHIBA KK·Filed 2013·Granted Nov 3, 2015·1 cites·17 claims
- 2368US9086634B2Production method and evaluation apparatus for mask layoutTOSHIBA KK·Filed 2013·Granted Jul 21, 2015·1 cites·11 claims
- 2468US8183148B2Method of fabricating semiconductor device and semiconductor deviceABURADA RYOTA·Filed 2009·Granted May 22, 2012·3 cites·11 claims
- 2565US9209070B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA KK·Filed 2014·Granted Dec 8, 2015·0 cites·22 claims
- 2664US8809072B2Sub-resolution assist feature arranging method and computer program product and manufacturing method of semiconductor deviceKODAMA CHIKAAKI·Filed 2011·Granted Aug 19, 2014·1 cites·18 claims
- 2763US9583437B2Manufacturing method of a semiconductor device and method for creating a layout thereofTOSHIBA KK·Filed 2015·Granted Feb 28, 2017·0 cites·14 claims
- 2862US8347241B2Pattern generation method, computer-readable recording medium, and semiconductor device manufacturing methodTOSHIBA KK·Filed 2009·Granted Jan 1, 2013·1 cites·17 claims
- 2959US9576100B2Pattern data generation method, pattern verification method, and optical image calculation methodTOSHIBA KK·Filed 2014·Granted Feb 21, 2017·0 cites·13 claims
- 3059US9257367B2Integrated circuit device, method for producing mask layout, and program for producing mask layoutTOSHIBA KK·Filed 2013·Granted Feb 9, 2016·1 cites·9 claims
- 3157US9917049B2Semiconductor device having contacts in drawing area and the contacts connected to word lines extending from element formation areaTOSHIBA MEMORY CORP·Filed 2016·Granted Mar 13, 2018·0 cites·10 claims
- 3255USRE46100EMethod of fabricating semiconductor device and semiconductor deviceTOSHIBA KK·Filed 2014·Granted Aug 9, 2016·0 cites·15 claims
- 3354US7073142B2Wiring diagram verifying method, program, and apparatusFUJITSU LTD·Filed 2004·Granted Jul 4, 2006·4 cites·21 claims
- 3453US8984454B2Pattern data generation method, pattern verification method, and optical image calculation methodTOSHIBA KK·Filed 2013·Granted Mar 17, 2015·0 cites·16 claims
- 3553US2016013097A1Semiconductor device and method of manufacturing the sameTOSHIBA KK·Filed 2015·Application pending·0 cites
- 3652US2012241834A1Semiconductor device and method of manufacturing the sameNAKAJIMA FUMIHARU·Filed 2011·Application pending·0 cites
- 3750US8617999B2Method of manufacturing semiconductor device and computer readable medium for storing pattern size setting programMASHITA HIROMITSU·Filed 2012·Granted Dec 31, 2013·0 cites·3 claims
- 3849US7120881B2Wiring graphic verification method, program and apparatusFUJITSU LTD·Filed 2004·Granted Oct 10, 2006·5 cites·15 claims
- 3948US2010003819A1Design layout data creating method, computer program product, and method of manufacturing semiconductor deviceTAGUCHI TAKAFUMI·Filed 2009·Application pending·0 cites
- 4048US2010035168A1Pattern predicting method, recording media and method of fabricating semiconductor deviceNAKAJIMA FUMIHARU·Filed 2009·Application pending·0 cites
- 4143US2014183702A1Design method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor deviceTOSHIBA KK·Filed 2013·Application pending·0 cites
- 4242US9698157B2Microstructure device and method for manufacturing the sameTOSHIBA KK·Filed 2015·Granted Jul 4, 2017·0 cites·20 claims
- 4342US2013168827A1Design method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor deviceTOSHIBA KK·Filed 2013·Application pending·0 cites
- 4441US2015263026A1Semiconductor device and design apparatus for semiconductor deviceTOSHIBA KK·Filed 2014·Application pending·0 cites
- 4540US8609303B2Mask pattern generating method and computer program productKODAMA CHIKAAKI·Filed 2011·Granted Dec 17, 2013·0 cites·10 claims
- 4640US2012311511A1Mask inspection method, mask production method, semiconductor device production method, and mask inspection deviceTAGUCHI TAKAFUMI·Filed 2012·Application pending·0 cites
- 4737US8438527B2Original plate evaluation method, computer readable storage medium, and original plate manufacturing methodNAKAMURA SATOMI·Filed 2012·Granted May 7, 2013·0 cites·14 claims
- 4837US2013062771A1Design method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor deviceKODAMA CHIKAAKI·Filed 2012·Application pending·0 cites
- 4937US2013111416A1Design data optimization method, storage medium including program for design data optimization method and photomask manufacturing methodNAKAGAWA SHINICHI·Filed 2012·Application pending·0 cites
- 5036US8266552B2Pattern generating method, method of manufacturing semiconductor device, and recording mediumTAGUCHI TAKAFUMI·Filed 2010·Granted Sep 11, 2012·0 cites·18 claims
Showing the top 50 of 54 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Chikaaki Kodama files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →