US8352888B2ExpiredUtilityA1

Model import for electronic design automation

Assignee: TAIWAN SEMICONDUCTOR MFGPriority: May 15, 2006Filed: May 26, 2011Granted: Jan 8, 2013
Est. expiryMay 15, 2026(expired)· nominal 20-yr term from priority
G06F 30/00G06F 30/392
75
PatentIndex Score
3
Cited by
98
References
8
Claims

Abstract

Methods and systems for providing processing parameters in a secure format are disclosed. In one aspect, a method for providing semiconductor fabrication processing parameters to a design facility is disclosed. The method comprises providing a set of processing parameters of a fabrication facility; creating a model from the set of processing parameters; converting the model into a corresponding set of kernels; converting the set of kernels into a corresponding set of matrices; and communicating the set of matrices to the design facility. In another aspect, a method for providing semiconductor fabrication processing parameters is disclosed. The method comprises providing a set of processing parameters of a fabrication facility; creating a processing model from the set of processing parameters; encrypting the processing model into a format for use with a plurality of EDA tools; and communicating the encrypted processing model format to a design facility.

Claims

exact text as granted — not AI-modified
1. In a data processing system, a method for providing semiconductor fabrication processing parameters to a design facility, the method comprising:
 providing a set of semiconductor processing parameters from a fabrication entity to an input of a processor; 
 the processor establishing a processing model based on the set of semiconductor processing parameters; 
 the processor encrypting the processing model; and an output of the processor communicating the encrypted processing model to the design facility in a format that can be used with a first electronic design automation (EDA) tool; 
 wherein the encrypting includes:
 converting the processing model into a set of kernels; and 
 extracting a set of matrices from the set of kernels. 
 
 
     
     
       2. The method of  claim 1 , wherein the communicating includes sending the set of matrices to the design facility. 
     
     
       3. The method of  claim 1 , wherein the encrypting includes encrypting the processing model with an encryption key. 
     
     
       4. The method of  claim 1 , wherein the communicating includes transmitting the encrypted processing model to the design facility over an encrypted communication channel. 
     
     
       5. The method of  claim 1 , wherein the encrypting is carried out in a manner so that the encrypted processing model has a format that can be used with a second EDA tool, the second EDA tool being different from the first EDA tool. 
     
     
       6. The method of  claim 1 , further comprising an output of the processor sending the encrypted processing model to a plurality of design facilities over a computer network. 
     
     
       7. The method of  claim 1 , wherein converting the processing model into a set of kernels includes converting the processing model into a set of two-dimensional kernels. 
     
     
       8. The method of  claim 1 ,
 further including the processor generating a set of hot spot detection rules and a set of hot spot correction rules based on the set of semiconductor processing parameters; and 
 wherein the communicating includes communicating the set of hot spot detection rules and the set of hot spot correction rules to the design facility.

Join the waitlist — get patent alerts

Track US8352888B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.