Polishing Pad and Method For Polishing A Semiconductor Wafer
Abstract
A semiconductor wafer is polished, wherein in a first step, the rear side of the wafer is polished by a polishing pad comprising fixedly bonded abrasives having a grain size of 0.1-1.0 μm, while supplying a polishing agent free of solid materials having a pH of at least 11.8, and, in a second step, the front side of the semiconductor wafer is polished, wherein a polishing agent having a pH of less than 11.8 is supplied. A polishing pad for use in apparatuses for polishing semiconductor wafers, has a layer containing abrasives, a layer composed of a stiff plastic and also a compliant, non-woven layer, wherein the layers are bonded to one another by means of pressure-sensitive adhesive layers.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A polishing pad for use in apparatuses for polishing semiconductor wafers, comprising a layer containing abrasives, a layer composed of a stiff plastic and also a compliant, non-woven layer, wherein the layers are bonded to one another by means of pressure-sensitive adhesive layers.
2 . The polishing pad of claim 1 , wherein the layer composed of a stiff plastic comprises a polycarbonate.
3 . The polishing pad of claim 1 , wherein the polishing pad comprises an additional layer composed of polyurethane foam.
4 . The polishing pad of claim 1 , wherein the compliant layer comprises polyester fibers.
5 . The polishing pad of claim 1 , wherein the layer containing abrasives comprises particles of oxides of the elements cerium, aluminum, silicon or zirconium or particles of hard materials such as silicon carbide, boron nitride or diamond.
6 . The polishing pad of claim 1 , wherein the layer containing abrasives is a layer containing microreplicated structures.
7 . The polishing pad of claim 4 , wherein the compliant layer comprises non-woven polyester fibers impregnated with polyurethane.
8 . The polishing pad of claim 1 , comprising the following layers, in order:
a) a compliant layer; b) optionally, a foam layer; c) a stiff plastic layer; and d) a fixed abrasive layer.
9 . The polishing pad of claim 1 , comprising the following layers, in order:
a) a foam layer; b) a compliant layer; c) a stiff plastic layer; and d) a fixed abrasive layer.
10 . A process comprising polishing a semiconductor wafer by a polishing pad containing abrasives of claim 1 .Join the waitlist — get patent alerts
Track US2013157543A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.