US2008032457A1PendingUtilityA1

Structure and method of making sealed capped chips

Assignee: TESSERA INCPriority: Sep 26, 2003Filed: Sep 27, 2007Published: Feb 7, 2008
Est. expirySep 26, 2023(expired)· nominal 20-yr term from priority
H10W 90/756H10W 90/754H10W 72/07251H10W 72/07236H10W 72/01225H10W 72/252H10W 72/251H10W 72/228H10W 72/50H10W 72/29H10W 72/20H10W 72/012H10W 70/682H10W 20/023H10W 76/12H10W 99/00H10W 72/9445H10W 72/952H10W 70/60H10W 70/093H10W 74/129H03H 3/007H03H 9/1064H03H 9/0585B81C 2203/0145H03H 9/1071B81C 2203/019H03H 9/1057B81C 1/00301B81B 2207/095B81C 2203/0118H03H 9/0547H03H 9/059B81C 1/00293H10H 20/857H10F 39/8063H10F 39/811H10F 39/804
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of making a plurality of sealed assemblies is provided which includes a) assembling a first element to a second element so that a bottom surface of the first element faces downwardly toward a front surface of the second element and a top surface of the first element faces upwardly away from the second element; and (b) forming ring seals surrounding regions of the front surface of the second element by introducing flowable material between the first element and the second element from the top surface of the first element through openings in the first element. A chip is provided which includes: (a) a body defining a front surface and one or more circuit elements on or within the body; (b) one or more bond pads exposed at the front surface in a bond pad region; and (c) a metallic ring exposed at the front surface, the ring substantially surrounding the bond pad region. Sealed chip assemblies are formed by sealing an array of the chips, e.g., in wafer form, to a cap element.

Claims

exact text as granted — not AI-modified
1 . A method of making a plurality of sealed assemblies comprising: 
 (a) assembling a first element to a second element so that a bottom surface of the first element faces downwardly toward a front surface of said second element and a top surface of the first element faces upwardly away from the second element; and    (b) forming ring seals surrounding regions of said front surface of said second element by introducing flowable material between said first element and said second element from the top surface of said first element through openings in the first element.    
   
   
       2 . A method of making a plurality of lidded chips comprising: 
 (a) assembling a lid member to a chip member so that a bottom surface of the lid member faces downwardly toward a front surface of said chip member and a top surface of the lid member faces upwardly away from the chip member; and    (b) forming ring seals surrounding regions of said front surface of said chip member by introducing a flowable material between said lid member and said cap member from the top surface of said lid member through openings in the lid member.    
   
   
       3 . A method as claimed in  claim 2  wherein at least one of said bottom surface of said lid member and said front surface of said chip member has one or more wettable regions forming at least a portion of one or more rings and one or more non-wettable regions enclosed by said one or more rings, said step of forming said ring seals including contacting said flowable material with said wettable regions.  
   
   
       4 . A method as claimed in  claim 3  wherein both said bottom surface of said lid member and said front surface of said chip member have said wettable and non-wettable regions, said assembling step being performed so as to at least partially align said wettable regions with one another.  
   
   
       5 . A method as claimed in  claim 2  further comprising forming electrically conductive interconnections extending from said regions of said chip member surrounded by said ring seals through said lid member.  
   
   
       6 . A method as claimed in  claim 5  wherein said flowable material is an electrically conductive material and said step of forming conductive interconnections includes forming said conductive interconnections using the same electrically conductive material.  
   
   
       7 . A method as claimed in  claim 2  further comprising maintaining said lid member spaced above said chip member at least in said regions during said step of forming said ring seals.

Join the waitlist — get patent alerts

Track US2008032457A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.