US2006138638A1PendingUtilityA1

Substrate for semiconductor devices and semiconductor device

Assignee: KOMATSU RYUJIPriority: Jun 16, 2003Filed: Jun 16, 2004Published: Jun 29, 2006
Est. expiryJun 16, 2023(expired)· nominal 20-yr term from priority
Inventors:Ryuji Komatsu
H05K 2201/10674H05K 3/0044H05K 3/4697H05K 3/4602H05K 1/183H05K 3/4652H10W 76/47H10W 74/15H10W 74/012H10W 72/07251H10W 72/20H10W 90/701H10W 72/00H10W 70/095H10W 70/68
23
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present invention provides to a substrate for a semiconductor device, in which electric characteristics to high-speed signals are enhanced by facilitating the mounting of a circuit component, such as a decoupling capacitor, fabricated separately from the substrate. The substrate ( 30 ) for a semiconductor device, on which the circuit component ( 50 ), such as a decoupling capacitor, can be mounted, is counterbored from the mounting surface side thereof, and a component mounting hole ( 32 ) where a connection terminal ( 23 a ), which will be electrically connected to the circuit component ( 50 ), is exposed in the inner bottom face is made by counterboring. The circuit componetnt ( 50 ) is mounted and electrically connected to the connection terminal ( 23 a ), and a semiconductor element ( 10 ) is mounted on the substrate by flip-chip connection.

Claims

exact text as granted — not AI-modified
1 . A substrate for a semiconductor device, on which a circuit component can be mounted, characterized in, 
 that a surface opposite to an element mounting surface is counterbored so as to form a component mounting hole where a connection terminal, which will be electrically connected to the circuit component, is exposed in the inner bottom face.    
     
     
         2 . The substrate according to  claim 1 , wherein the component mounting hole is located in a semiconductor element mounting area.  
     
     
         3 . The substrate according to  claim 2 , wherein the circuit component, which is electrically connected to the connection terminal, is mounted in the component mounting hole.  
     
     
         4 . A semiconductor device comprising: the substrate of  claim 3;  and a semiconductor element being mounted on the substrate by flip-chip connection.  
     
     
         5 . The substrate according to  claim 1 , wherein the substrate is constituted by a core plate and a cable layer or layers formed on the core plate, and 
 the surface of the substrate, which is opposite to the element mounting surface thereof, is counterbored so as to form a component mounting hole where a connection terminal, which is formed in the cable layer, is exposed in the inner bottom face.    
     
     
         6 . The substrate according to  claim 5 , wherein the component mounting hole is located in a semiconductor element mounting area.  
     
     
         7 . The substrate according to  claim 6 , wherein the circuit component, which is electrically connected to the connection terminal, is mounted in the component mounting hole.  
     
     
         8 . The substrate according to  claim 7 , wherein a decoupling capacitor is mounted as the circuit component.  
     
     
         9 . A semiconductor device comprising: the substrate of  claim 7;  and a semiconductor element being mounted on the substrate by flip-chip connection.  
     
     
         10 . A semiconductor device comprising: the substrate of  claim 8;  and a semiconductor element being mounted on the substrate by flip-chip connection.

Join the waitlist — get patent alerts

Track US2006138638A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.