US2005003240A1PendingUtilityA1

Low contamination components for semiconductor processing apparatus and methods for making components

Assignee: LAM RES CORPPriority: Mar 21, 2002Filed: May 4, 2004Published: Jan 6, 2005
Est. expiryMar 21, 2022(expired)· nominal 20-yr term from priority
C23C 28/044C23C 14/564C23C 28/347C23C 28/341C23C 28/34H01J 37/32495Y10T428/264C23C 14/56C23C 4/10C23C 16/4404C23C 28/3455Y10T428/265C23C 28/345C23C 28/322C23C 4/02Y10T428/263H01J 37/32Y10T428/26C23C 30/00C23C 16/44C23C 28/00C23C 28/042
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Components of semiconductor processing apparatus are formed at least partially of erosion, corrosion and/or corrosion-erosion resistant ceramic materials. Exemplary ceramic materials can include at least one oxide, nitride, boride, carbide and/or fluoride of hafnium, strontium, lanthanum oxide and/or dysprosium. The ceramic materials can be applied as coatings over substrates to form composite components, or formed into monolithic bodies. The coatings can protect substrates from physical and/or chemical attack. The ceramic materials can be used to form plasma exposed components of semiconductor processing apparatus to provide extended service lives.

Claims

exact text as granted — not AI-modified
1 . A component of a semiconductor processing apparatus, comprising at least a portion comprising a ceramic material, the portion comprising an outermost surface of the component, and the ceramic material comprising a material selected from the group consisting of strontium oxide, strontium nitride, strontium boride, strontium carbide, strontium fluoride, lanthanum oxide, lanthanum nitride, lanthanum boride, lanthanum carbide, lanthanum fluoride, dysprosium oxide, dysprosium nitride, dysprosium boride, dysprosium carbide and dysprosium fluoride as a single largest constituent of the ceramic material coating.  
     
     
         2 . The component of  claim 1 , wherein the ceramic material comprises one of strontium oxide, lanthanum oxide and dysprosium oxide as the single largest constituent.  
     
     
         3 . The component of  claim 1 , wherein the component comprises a substrate, and ceramic material is a coating over the substrate.  
     
     
         4 . The component of  claim 3 , wherein the coating has a thickness of from about 0.001 in. to about 0.050 in.  
     
     
         5 . The component of  claim 3 , wherein the coating consists essentially of the ceramic material.  
     
     
         6 . The component of  claim 3 , further comprising: 
 at least one intermediate layer on the substrate;    wherein the coating is over the at least one intermediate layer.    
     
     
         7 . The component of  claim 1 , wherein the ceramic material further comprises at least one material selected from the group consisting of (i) oxides, nitrides, borides, fluorides and carbides of the elements of Groups IIA, IIIA, IVA, VA, VIA, VIIA, VIIIA, IB, IIB, IIIB, IVB, and VB of the periodic table, and (ii) oxides, nitrides, borides, fluorides and carbides of the elements of the actinide series of the periodic table.  
     
     
         8 . The component of  claim 1 , which is selected from the group consisting of a chamber wall, a chamber liner, a gas distribution plate, a gas ring, a pedestal, a dielectric window, an electrostatic chuck and a plasma focus ring.  
     
     
         9 . A plasma etch reactor comprising at least one component according to  claim 1 .  
     
     
         10 . A process of manufacturing a component of a semiconductor processing apparatus according to  claim 1 , comprising applying the ceramic material as a coating over a substrate, the coating comprising an outermost surface of the component.  
     
     
         11 . The process of  claim 10 , wherein the ceramic material comprises one of strontium oxide, dysprosium oxide and lanthanum oxide as the single largest constituent.  
     
     
         12 . The process of  claim 10 , further comprising roughening a surface of the substrate, and applying the ceramic material on the roughened surface to enhance adhesion of the ceramic material on the substrate.  
     
     
         13 . The process of  claim 10 , wherein the coating consists essentially of the ceramic material.  
     
     
         14 . The process of  claim 10 , further comprising: 
 applying at least one intermediate layer on the substrate; and    applying the coating on the at least one intermediate layer.    
     
     
         15 . The process of  claim 14 , further comprising at least one of: 
 treating the substrate before applying the at least one intermediate layer to enhance adhesion of the at least one intermediate layer on the substrate; and    treating the at least one intermediate layer before applying the ceramic material to enhance adhesion of the ceramic material on the at least one intermediate layer.    
     
     
         16 . The process of  claim 10 , wherein the ceramic material is applied on the substrate by thermal spraying.  
     
     
         17 . The process of  claim 10 , wherein the ceramic material further comprises at least one material selected from the group consisting of (i) oxides, nitrides, borides, fluorides and carbides of the elements of Groups IIA, IIIA, IVA, VA, VIA, VIIA, VIIIA, IB, IIB, IIIB, IVB, and VB of the periodic table, and (ii) oxides, nitrides, borides, fluorides and carbides of the elements of the actinide series of the periodic table.  
     
     
         18 . A process of manufacturing a component of a semiconductor processing apparatus according to  claim 1 , comprising forming the component as a monolithic part which consists essentially of the ceramic material.  
     
     
         19 . (Canceled).  
     
     
         20 . (Canceled).  
     
     
         21 . (Canceled).  
     
     
         22 . (Canceled).  
     
     
         23 . (Canceled).  
     
     
         24 . (Canceled).  
     
     
         25 . (Canceled).  
     
     
         26 . (Canceled).  
     
     
         27 . (Canceled).  
     
     
         28 . (Canceled).  
     
     
         29 . (Canceled).  
     
     
         30 . (Canceled).  
     
     
         31 . (Canceled).  
     
     
         32 . (Canceled).  
     
     
         33 . (Canceled).  
     
     
         34 . (Canceled).  
     
     
         35 . (Canceled).  
     
     
         36 . (Canceled).  
     
     
         37 . (Canceled).  
     
     
         38 . (Canceled).  
     
     
         39 . (Canceled).  
     
     
         40 . (Canceled)

Join the waitlist — get patent alerts

Track US2005003240A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.