US2004229548A1PendingUtilityA1

Process for polishing a semiconductor wafer

Assignee: SILTRONIC AGPriority: May 15, 2003Filed: May 12, 2004Published: Nov 18, 2004
Est. expiryMay 15, 2023(expired)· nominal 20-yr term from priority
H10P 90/129H10P 52/00B24B 37/08
30
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A process is for the simultaneous polishing of the front surface and the back surface of a semiconductor wafer between two rotating polishing plates covered with polishing cloth while a polishing fluid is supplied, the polishing cloth of the lower polishing plate having a smooth surface and the polishing cloth of the upper polishing plate having a surface which is interrupted by channels. The semiconductor wafer lying in a cutout in a carrier plate is held on a defined geometric path. The front surface of the semiconductor wafer, during polishing, is in contact with the polishing cloth of the lower polishing plate. The back surface of the semiconductor wafer, during polishing, is in contact with the polishing cloth of the upper polishing plate.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A process for the simultaneous polishing of a front surface and a back surface of a semiconductor wafer between two rotating polishing plates covered with polishing cloth while a polishing fluid is supplied, 
 the polishing cloth of a lower polishing plate having a smooth surface and the polishing cloth of an upper polishing plate having a surface which is interrupted by channels, and said semiconductor wafer lying in a cutout in a carrier plate and being held on a defined geometric path,    wherein the front surface of the semiconductor wafer, during polishing, is in contact with the polishing cloth of the lower polishing plate, and    wherein the back surface of the semiconductor wafer, during polishing, is in contact with the polishing cloth of the upper polishing plate.    
     
     
         2 . The process as claimed in  claim 1 , 
 wherein following the simultaneous polishing of the front surface and the back surface of the semiconductor wafer,    transferring said semiconductor wafer into an aqueous bath with the aid of a vacuum suction means.    
     
     
         3 . The process as claimed in  claim 1 , comprising 
 subjecting the front surface of the semiconductor wafer to final polishing following the simultaneous polishing of the front surface and the back surface.    
     
     
         4 . The process as claimed in  claim 1 , 
 wherein the semiconductor wafer is a silicon wafer.    
     
     
         5 . The process as claimed in  claim 1 , 
 wherein the semiconductor wafer is placed into the cutout in the carrier plate with the front surface in a facing downward orientation, and    polishing said wafer in said downward orientation.

Join the waitlist — get patent alerts

Track US2004229548A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.