Inventor · disambiguated record
David Symons
Also filed as: SYMONS DAVID · SYMONS DAVID M · SYMONS DAVID MALCOLM · SYMONS DAVID NICHOLAS
14 granted patents·2 pending applications·61 citations·filing 2003–2022
89Inventor score
Top patents by PatentIndex Score
16 records- 0194US9407294B2Non-volatile memory controller with error correction (ECC) tuning via error statistics collectionOCZ STORAGE SOLUTIONS INC·Filed 2014·Granted Aug 2, 2016·23 cites·28 claims
- 0289US10613927B1System and method for improved memory error rate estimationTOSHIBA MEMORY CORP·Filed 2018·Granted Apr 7, 2020·10 cites·20 claims
- 0388US10340951B2Soft decision LDPC decoder with improved LLR from neighboring bitsTOSHIBA MEMORY CORP·Filed 2017·Granted Jul 2, 2019·7 cites·24 claims
- 0487US11449423B1Enhancing cache dirty informationKIOXIA CORP·Filed 2021·Granted Sep 20, 2022·2 cites·29 claims
- 0578US10872013B2Non volatile memory controller device and method for adjustmentTOSHIBA MEMORY CORP·Filed 2019·Granted Dec 22, 2020·4 cites·28 claims
- 0677US10498362B2Low power error correcting code (ECC) systemTOSHIBA KK·Filed 2016·Granted Dec 3, 2019·5 cites·18 claims
- 0777US10447301B2Optimal LDPC bit flip decisionTOSHIBA MEMORY CORP·Filed 2017·Granted Oct 15, 2019·4 cites·23 claims
- 0874US10747613B2Pooled frontline ECC decoders in memory systemsTOSHIBA MEMORY CORP·Filed 2018·Granted Aug 18, 2020·2 cites·17 claims
- 0974US10084479B2Low BER hard-decision LDPC decoderTOSHIBA MEMORY CORP·Filed 2014·Granted Sep 25, 2018·4 cites·22 claims
- 1066US11954031B2Enhancing cache dirty informationKIOXIA CORP·Filed 2022·Granted Apr 9, 2024·0 cites·30 claims
- 1162US11394402B2Efficient decoding of n-dimensional error correction codesKIOXIA CORP·Filed 2021·Granted Jul 19, 2022·0 cites·18 claims
- 1259US10886947B2Efficient decoding of n-dimensional error correction codesTOSHIBA MEMORY CORP·Filed 2018·Granted Jan 5, 2021·0 cites·18 claims
- 1350US10404279B2Low BER hard-decision LDPC decoderTOSHIBA MEMORY CORP·Filed 2018·Granted Sep 3, 2019·0 cites·10 claims
- 1443US11611358B2Systems and methods for detecting or preventing false detection of three error bits by SECKIOXIA CORP·Filed 2020·Granted Mar 21, 2023·0 cites·18 claims
- 1543US2004204297A1AcquaciserFiled 2003·Application pending·0 cites
- 1629US2018175885A1Hybrid LDPC-SEC/SECDED DecodingTOSHIBA MEMORY CORP·Filed 2016·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when David Symons files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →