Inventor · disambiguated record
Gaius Gillman Fountain, Jr.
Also filed as: FOUNTAIN GAIUS · FOUNTAIN GAIUS G · FOUNTAIN GAIUS GILLMAN · FOUNTAIN JR GAIUS G
100 granted patents·56 pending applications·4,467 citations·filing 1990–2025
99Inventor score
Files withADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC89INVENSAS BONDING TECH INC31ZIPTRONIX INC22ZIPTRONIX6RES TRIANGLE INST3
Top patents by PatentIndex Score
156 records- 0199US10147641B23D IC method and deviceINVENSAS BONDING TECH INC·Filed 2017·Granted Dec 4, 2018·47 cites·24 claims
- 0299US9391143B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2015·Granted Jul 12, 2016·117 cites·33 claims
- 0399US9331149B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2015·Granted May 3, 2016·185 cites·60 claims
- 0499US9184125B2Heterogeneous annealing method and deviceZIPTRONIX INC·Filed 2013·Granted Nov 10, 2015·205 cites·23 claims
- 0599US9171756B23D IC method and deviceZIPTRONIX INC·Filed 2014·Granted Oct 27, 2015·232 cites·33 claims
- 0699US7485968B23D IC method and deviceZIPTRONIX INC·Filed 2005·Granted Feb 3, 2009·433 cites·41 claims
- 0799US7126212B2Three dimensional device integration method and integrated deviceZIPTRONIX INC·Filed 2001·Granted Oct 24, 2006·247 cites·56 claims
- 0899US6902987B1Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2000·Granted Jun 7, 2005·227 cites·147 claims
- 0998US12199069B2Heterogeneous annealing method and deviceADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2022·Granted Jan 14, 2025·3 cites·21 claims
- 1098US11955463B2Direct bonded stack structures for increased reliability and improved yield in microelectronicsADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2022·Granted Apr 9, 2024·6 cites·55 claims
- 1198US11955445B2Metal pads over TSVADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2022·Granted Apr 9, 2024·5 cites·23 claims
- 1298US11855064B2Techniques for processing devicesADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2021·Granted Dec 26, 2023·5 cites·32 claims
- 1398US11756880B2Interconnect structuresADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2021·Granted Sep 12, 2023·6 cites·28 claims
- 1498US11652083B2Processed stacked diesADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2020·Granted May 16, 2023·18 cites·29 claims
- 1598US11631586B2Heterogeneous annealing methodADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2020·Granted Apr 18, 2023·4 cites·22 claims
- 1698US11552041B2Chemical mechanical polishing for hybrid bondingADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2020·Granted Jan 10, 2023·8 cites·29 claims
- 1798US11393779B2Large metal pads over TSVINVENSAS BONDING TECH INC·Filed 2019·Granted Jul 19, 2022·58 cites·15 claims
- 1898US11355404B2Mitigating surface damage of probe pads in preparation for direct bonding of a substrateINVENSAS BONDING TECH INC·Filed 2020·Granted Jun 7, 2022·50 cites·22 claims
- 1998US11296053B2Direct bonded stack structures for increased reliability and improved yield in microelectronicsINVENSAS BONDING TECH INC·Filed 2020·Granted Apr 5, 2022·41 cites·18 claims
- 2098US11296044B2Bond enhancement structure in microelectronics for trapping contaminants during direct-bonding processesINVENSAS BONDING TECH INC·Filed 2019·Granted Apr 5, 2022·80 cites·24 claims
- 2198US11158573B2Interconnect structuresINVENSAS BONDING TECH INC·Filed 2019·Granted Oct 26, 2021·67 cites·26 claims
- 2298US11037919B2Techniques for processing devicesINVENSAS BONDING TECH INC·Filed 2020·Granted Jun 15, 2021·88 cites·29 claims
- 2398US11011494B2Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronicsINVENSAS BONDING TECH INC·Filed 2018·Granted May 18, 2021·133 cites·36 claims
- 2498US11004757B2Bonded structuresINVENSAS BONDING TECH INC·Filed 2018·Granted May 11, 2021·117 cites·20 claims
- 2598US10879212B2Processed stacked diesINVENSAS BONDING TECH INC·Filed 2018·Granted Dec 29, 2020·155 cites·21 claims
- 2698US10840205B2Chemical mechanical polishing for hybrid bondingINVENSAS BONDING TECH INC·Filed 2018·Granted Nov 17, 2020·146 cites·28 claims
- 2798US10727219B2Techniques for processing devicesINVENSAS BONDING TECH INC·Filed 2019·Granted Jul 28, 2020·90 cites·22 claims
- 2898US10446532B2Systems and methods for efficient transfer of semiconductor elementsINVENSAS BONDING TECH INC·Filed 2016·Granted Oct 15, 2019·161 cites·23 claims
- 2998US10269708B2Increased contact alignment tolerance for direct bondingINVENSAS BONDING TECH INC·Filed 2017·Granted Apr 23, 2019·49 cites·20 claims
- 3098US9852988B2Increased contact alignment tolerance for direct bondingINVENSAS BONDING TECH INC·Filed 2016·Granted Dec 26, 2017·218 cites·20 claims
- 3198US9716033B23D IC method and deviceZIPTRONIX INC·Filed 2015·Granted Jul 25, 2017·29 cites·22 claims
- 3298US9564414B2Three dimensional device integration method and integrated deviceZIPTRONIX INC·Filed 2015·Granted Feb 7, 2017·37 cites·22 claims
- 3398US9431368B2Three dimensional device integration method and integrated deviceZIPTRONIX INC·Filed 2016·Granted Aug 30, 2016·194 cites·19 claims
- 3498US7041178B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2003·Granted May 9, 2006·129 cites·44 claims
- 3597US12272677B2Direct bonded stack structures for increased reliability and improved yield in microelectronicsADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2024·Granted Apr 8, 2025·3 cites·21 claims
- 3697US12009338B2Dimension compensation control for directly bonded structuresADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2021·Granted Jun 11, 2024·4 cites·20 claims
- 3797US10964664B2DBI to Si bonding for simplified handle waferINVENSAS BONDING TECH INC·Filed 2019·Granted Mar 30, 2021·153 cites·17 claims
- 3897US9082627B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2014·Granted Jul 14, 2015·20 cites·47 claims
- 3997US8153505B2Method for low temperature bonding and bonded structureTONG QIN-YI·Filed 2010·Granted Apr 10, 2012·27 cites·230 claims
- 4097US7807549B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2007·Granted Oct 5, 2010·41 cites·112 claims
- 4197US7553744B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2007·Granted Jun 30, 2009·35 cites·51 claims
- 4297US6822326B2Wafer bonding hermetic encapsulationZIPTRONIX·Filed 2002·Granted Nov 23, 2004·175 cites·39 claims
- 4396US12125784B2Interconnect structuresADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2023·Granted Oct 22, 2024·2 cites·20 claims
- 4496US11955393B2Structures for bonding elements including conductive interface featuresADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2021·Granted Apr 9, 2024·3 cites·10 claims
- 4596US11791307B2DBI to SI bonding for simplified handle waferADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2021·Granted Oct 17, 2023·4 cites·31 claims
- 4696US11289372B23D IC method and deviceINVENSAS BONDING TECH INC·Filed 2021·Granted Mar 29, 2022·2 cites·30 claims
- 4796US8735219B2Heterogeneous annealing method and deviceENQUIST PAUL M·Filed 2012·Granted May 27, 2014·23 cites·33 claims
- 4896US7387944B2Method for low temperature bonding and bonded structureZIPTRONIX INC·Filed 2004·Granted Jun 17, 2008·68 cites·96 claims
- 4995US12300662B2DBI to SI bonding for simplified handle waferADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2024·Granted May 13, 2025·2 cites·20 claims
- 5095US12266545B1Structures and methods for integrated cold plate in XPUs and memoryADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC·Filed 2024·Granted Apr 1, 2025·2 cites·19 claims
Showing the top 50 of 156 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →