Inventor · disambiguated record
Tai-Sheng Feng
Also filed as: FENG TAI-SHENG
5 granted patents·1 pending application·35 citations·filing 1990–2012
78Inventor score
Top patents by PatentIndex Score
6 records- 0173US8431485B2Manufacturing method for a buried circuit structureJUNG LE-TIEN·Filed 2012·Granted Apr 30, 2013·4 cites·15 claims
- 0267US8183146B2Manufacturing method for a buried circuit structureFENG TAI-SHENG·Filed 2010·Granted May 22, 2012·3 cites·14 claims
- 0359US8159075B2Semiconductor chip stack and manufacturing method thereofHSUAN JOHN·Filed 2009·Granted Apr 17, 2012·3 cites·12 claims
- 0459US5059829ALogic level shifting circuit with minimal delayMOTOROLA INC·Filed 1990·Granted Oct 22, 1991·16 cites·12 claims
- 0540US5173877ABICMOS combined bit line load and write gate for a memoryMOTOROLA INC·Filed 1990·Granted Dec 22, 1992·9 cites·6 claims
- 0638US2012214279A1Method of manufacturing semiconductor chip stackHSUAN JOHN·Filed 2012·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Tai-Sheng Feng files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →