Inventor · disambiguated record
Pramod Elamannu Parameswaran
Also filed as: PARAMESWARAN PRAMOD · PARAMESWARAN PRAMOD E · PARAMESWARAN PRAMOD ELAMANNU
17 granted patents·2 pending applications·43 citations·filing 2007–2014
90Inventor score
Top patents by PatentIndex Score
19 records- 0186US8816748B2Jitter reduction in high speed low core voltage level shifterKUMAR PANKAJ·Filed 2012·Granted Aug 26, 2014·8 cites·17 claims
- 0278US8704591B1High-voltage tolerant biasing arrangement using low-voltage devicesLSI CORP·Filed 2012·Granted Apr 22, 2014·4 cites·20 claims
- 0371US8482329B2High voltage input receiver with hysteresis using low voltage transistorsDESHPANDE VANI·Filed 2008·Granted Jul 9, 2013·9 cites·18 claims
- 0469US8427223B2Voltage level translator circuit for reducing jitterKUMAR PANKAJ·Filed 2011·Granted Apr 23, 2013·3 cites·21 claims
- 0567US8598941B2Hybrid impedance compensation in a buffer circuitBHATTACHARYA DIPANKAR·Filed 2011·Granted Dec 3, 2013·4 cites·20 claims
- 0663US8803535B2Impedance mismatch detection circuitKOTHANDARAMAN MAKESHWAR·Filed 2011·Granted Aug 12, 2014·3 cites·20 claims
- 0763US7834653B1Failsafe and tolerant driver architecture and methodLSI CORP·Filed 2009·Granted Nov 16, 2010·4 cites·20 claims
- 0861US8487691B1AC noise suppression from a bias signal in high voltage supply/low voltage deviceKUMAR PANKAJ·Filed 2012·Granted Jul 16, 2013·2 cites·13 claims
- 0958US7821327B2High voltage input receiver using low voltage transistorsLSI CORP·Filed 2008·Granted Oct 26, 2010·3 cites·20 claims
- 1053US7800420B2Power detection system and circuit for high voltage supply and low voltage devicesLSI CORP·Filed 2008·Granted Sep 21, 2010·2 cites·20 claims
- 1148US7902904B2Bias circuit scheme for improved reliability in high voltage supply with low voltage deviceLSI CORP·Filed 2008·Granted Mar 8, 2011·1 cites·19 claims
- 1248US2014176230A1High-Voltage Tolerant Biasing Arrangement Using Low-Voltage DevicesLSI CORP·Filed 2014·Application pending·0 cites
- 1346US7876132B1Floating well circuit operable in a failsafe condition and a tolerant conditionLSI CORP·Filed 2009·Granted Jan 25, 2011·0 cites·20 claims
- 1445US2011102046A1Interfacing between differing voltage level requirements in an integrated circuit systemKUMAR PANKAJ·Filed 2009·Application pending·0 cites
- 1543US8130030B2Interfacing between differing voltage level requirements in an integrated circuit systemKUMAR PANKAJ·Filed 2009·Granted Mar 6, 2012·0 cites·20 claims
- 1643US8125267B2Bias voltage generation to protect input/output (IO) circuits during a failsafe operation and a tolerant operationKUMAR PANKAJ·Filed 2010·Granted Feb 28, 2012·0 cites·21 claims
- 1743US8004312B2Fail safe I/O driver with pad feedback slew rate controlLSI CORP·Filed 2009·Granted Aug 23, 2011·0 cites·29 claims
- 1840US8847657B2Low power receiver for implementing a high voltage interface implemented with low voltage devicesKUMAR PANKAJ·Filed 2012·Granted Sep 30, 2014·0 cites·13 claims
- 1937US7605642B2Generic voltage tolerant low power startup circuit and applications thereofLSI CORP·Filed 2007·Granted Oct 20, 2009·0 cites·3 claims
Join the waitlist — get patent alerts
Get an alert when Pramod Elamannu Parameswaran files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →