Inventor · disambiguated record
Blaine J. Gross
Also filed as: GROSS BLAINE J · GROSS BLAINE JEFFREY
6 granted patents·6 pending applications·51 citations·filing 2001–2023
79Inventor score
Top patents by PatentIndex Score
12 records- 0192US9646993B2Single-chip field effect transistor (FET) switch with silicon germanium (SiGe) power amplifier and methods of formingIBM·Filed 2015·Granted May 9, 2017·7 cites·8 claims
- 0286US9653477B2Single-chip field effect transistor (FET) switch with silicon germanium (SiGe) power amplifier and methods of formingIBM·Filed 2014·Granted May 16, 2017·6 cites·14 claims
- 0381US6606729B2Corner simulation methodologyIBM·Filed 2001·Granted Aug 12, 2003·35 cites·19 claims
- 0475US9297853B2In-line measurement of transistor device cut-off frequencyIBM·Filed 2013·Granted Mar 29, 2016·3 cites·20 claims
- 0559US2025204034A1Structures for stacked-fet analog applicationsIBM·Filed 2023·Application pending·0 cites
- 0655US9343589B2Field effect transistor (FET) with self-aligned double gates on bulk silicon substrate, methods of forming, and related design structuresGLOBALFOUNDARIES INC·Filed 2014·Granted May 17, 2016·0 cites·16 claims
- 0753US2024162895A1Competing path ring-oscillator for direct measurement of a latch timing window parametersIBM·Filed 2022·Application pending·0 cites
- 0851US2018204926A1Transistor using selective undercut at gate conductor and gate insulator cornerGLOBALFOUNDRIES INC·Filed 2018·Application pending·0 cites
- 0948US9978849B2SOI-MOSFET gate insulation layer with different thicknessGLOBALFOUNDRIES INC·Filed 2015·Granted May 22, 2018·0 cites·11 claims
- 1048US2016225917A1Field effect transistor (fet) with self-aligned double gates on bulk silicon substrate, methods of forming, and related design structuresGLOBALFOUNDRIES INC·Filed 2016·Application pending·0 cites
- 1137US2009064075A1Systems, methods and computer products for schematic editor mulit-window enhancement of hierarchical integrated circuit designIBM·Filed 2007·Application pending·0 cites
- 1236US2008320429A1Circuit layout tool dimming featureIBM·Filed 2007·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →