Inventor · disambiguated record
Brian M. Dreibelbis
Also filed as: DREIBELBIS BRIAN · DREIBELBIS BRIAN M
19 granted patents·106 citations·filing 2008–2019
94Inventor score
Top patents by PatentIndex Score
19 records- 0192US9519747B1Dynamic and adaptive timing sensitivity during static timing analysis using look-up tableGLOBALFOUNDRIES INC·Filed 2015·Granted Dec 13, 2016·10 cites·20 claims
- 0292US8839167B1Reducing runtime and memory requirements of static timing analysisIBM·Filed 2013·Granted Sep 16, 2014·18 cites·19 claims
- 0387US8141012B2Timing closure on multiple selective corners in a single statistical timing runBUCK NATHAN C·Filed 2009·Granted Mar 20, 2012·18 cites·22 claims
- 0485US8769452B2Parasitic extraction in an integrated circuit with multi-patterning requirementsIBM·Filed 2012·Granted Jul 1, 2014·7 cites·10 claims
- 0585US8468483B2Method, system and program storage device for performing a parameterized statistical static timing analysis (SSTA) of an integrated circuit taking into account setup and hold margin interdependenceBUCK NATHAN C·Filed 2011·Granted Jun 18, 2013·9 cites·20 claims
- 0684US8949765B2Modeling multi-patterning variability with statistical timingIBM·Filed 2013·Granted Feb 3, 2015·5 cites·7 claims
- 0783US8850378B2Hierarchical design of integrated circuits with multi-patterning requirementsIBM·Filed 2012·Granted Sep 30, 2014·6 cites·12 claims
- 0880US8806402B2Modeling multi-patterning variability with statistical timingIBM·Filed 2012·Granted Aug 12, 2014·4 cites·11 claims
- 0979US8560989B2Statistical clock cycle computationBUCK NATHAN·Filed 2011·Granted Oct 15, 2013·6 cites·20 claims
- 1077US8768679B2System and method for efficient modeling of NPskew effects on static timing testsBUCK NATHAN C·Filed 2010·Granted Jul 1, 2014·5 cites·21 claims
- 1174US9378328B2Modeling multi-patterning variability with statistical timingIBM·Filed 2014·Granted Jun 28, 2016·2 cites·10 claims
- 1272US9348962B2Hierarchical design of integrated circuits with multi-patterning requirementsIBM·Filed 2014·Granted May 24, 2016·2 cites·13 claims
- 1372US8056035B2Method and system for analyzing cross-talk coupling noise events in block-based statistical static timingIBM·Filed 2008·Granted Nov 8, 2011·5 cites·20 claims
- 1471US9858368B2Integrating manufacturing feedback into integrated circuit structure designBUCK NATHAN C·Filed 2011·Granted Jan 2, 2018·3 cites·14 claims
- 1565US9171124B2Parasitic extraction in an integrated circuit with multi-patterning requirementsIBM·Filed 2013·Granted Oct 27, 2015·1 cites·12 claims
- 1665US8656207B2Method for modeling variation in a feedback loop of a phase-locked loopBUCK NATHAN C·Filed 2009·Granted Feb 18, 2014·5 cites·18 claims
- 1763US10970448B2Partial parameters and projection thereof included within statistical timing analysisIBM·Filed 2019·Granted Apr 6, 2021·0 cites·16 claims
- 1855US10489540B2Integrating manufacturing feedback into integrated circuit structure designIBM·Filed 2017·Granted Nov 26, 2019·0 cites·18 claims
- 1954US10394982B2Partial parameters and projection thereof included within statistical timing analysisIBM·Filed 2014·Granted Aug 27, 2019·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Brian M. Dreibelbis files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →