Inventor · disambiguated record
Martin Vorbach
Also filed as: VORBACH MARTIN · VORBACH MARTIN ANDREAS
129 granted patents·45 pending applications·4,905 citations·filing 1995–2023
99Inventor score
Files withVORBACH MARTIN71PACT XPP TECHNOLOGIES AG50HYPERION CORE INC18PACT GMBH12SCIENTIA SOL MENTIS AG9
Top patents by PatentIndex Score
174 records- 0199US7010667B2Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexityPACT XPP TECHNOLOGIES AG·Filed 2002·Granted Mar 7, 2006·280 cites·12 claims
- 0299US6697979B1Method of repairing integrated circuitsPACT XPP TECHNOLOGIES AG·Filed 2000·Granted Feb 24, 2004·261 cites·17 claims
- 0399US6477643B1Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like)PACT GMBH·Filed 2000·Granted Nov 5, 2002·224 cites·11 claims
- 0499US6338106B1I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architecturesPACT GMBH·Filed 1999·Granted Jan 8, 2002·171 cites·18 claims
- 0598US7650448B2I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architecturesPACT XPP TECHNOLOGIES AG·Filed 2008·Granted Jan 19, 2010·81 cites·78 claims
- 0698US6513077B2I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architecturesPACT GMBH·Filed 2001·Granted Jan 28, 2003·124 cites·19 claims
- 0798US6425068B1Unit for processing numeric and logic operations for use in central processing units (cpus), multiprocessor systems, data-flow processors (dsps), systolic processors and field programmable gate arrays (epgas)PACT GMBH·Filed 1997·Granted Jul 23, 2002·139 cites·25 claims
- 0897US9672188B2Optimization of loops and data flow sections in multi-core processor environmentHYPERION CORE INC·Filed 2015·Granted Jun 6, 2017·19 cites·10 claims
- 0997US9411532B2Methods and systems for transferring data between a processing device and external devicesPACT XPP TECH AG·Filed 2015·Granted Aug 9, 2016·25 cites·21 claims
- 1097US9170812B2Data processing system having integrated pipelined array data processorPACT XPP TECHNOLOGIES AG·Filed 2014·Granted Oct 27, 2015·67 cites·18 claims
- 1197US9043769B2Optimization of loops and data flow sections in multi-core processor environmentVORBACH MARTIN·Filed 2010·Granted May 26, 2015·46 cites·7 claims
- 1297US7928763B2Multi-core processing systemVORBACH MARTIN·Filed 2010·Granted Apr 19, 2011·27 cites·60 claims
- 1397US7565525B2Runtime configurable arithmetic and logic cellPACT XPP TECHNOLOGIES AG·Filed 2004·Granted Jul 21, 2009·103 cites·19 claims
- 1497US6721830B2I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architecturesPACT XPP TECHNOLOGIES AG·Filed 2002·Granted Apr 13, 2004·77 cites·29 claims
- 1597US6687788B2Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.)PACT XPP TECHNOLOGIES AG·Filed 2002·Granted Feb 3, 2004·147 cites·12 claims
- 1697US6526520B1Method of self-synchronization of configurable elements of a programmable unitPACT GMBH·Filed 2000·Granted Feb 25, 2003·123 cites·14 claims
- 1797US6119181AI/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architecturesPACT GMBH·Filed 1997·Granted Sep 12, 2000·159 cites·35 claims
- 1896US11687346B2Providing code sections for matrix of arithmetic logic units in a processorHYPERION CORE INC·Filed 2020·Granted Jun 27, 2023·3 cites·6 claims
- 1996US9898297B2Issuing instructions to multiple execution unitsHYPERION CORE INC·Filed 2015·Granted Feb 20, 2018·20 cites·12 claims
- 2096US9086973B2System and method for a cache in a multi-core processorVORBACH MARTIN·Filed 2010·Granted Jul 21, 2015·27 cites·38 claims
- 2196US6405299B1Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexityPACT GMBH·Filed 1998·Granted Jun 11, 2002·122 cites·41 claims
- 2295US10908914B2Issuing instructions to multiple execution unitsHYPERION CORE INC·Filed 2019·Granted Feb 2, 2021·11 cites·12 claims
- 2395US9690747B2Configurable logic integrated circuit having a multidimensional structure of configurable elementsPACT XPP TECH AG·Filed 2014·Granted Jun 27, 2017·23 cites·1 claims
- 2495US8812820B2Data processing device and methodVORBACH MARTIN·Filed 2009·Granted Aug 19, 2014·50 cites·13 claims
- 2595US8156284B2Data processing method and deviceVORBACH MARTIN·Filed 2003·Granted Apr 10, 2012·129 cites·37 claims
- 2695US7237087B2Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cellsPACT XPP TECHNOLOGIES AG·Filed 2002·Granted Jun 26, 2007·69 cites·1 claims
- 2794US7210129B2Method for translating programs for reconfigurable architecturesPACT XPP TECHNOLOGIES AG·Filed 2001·Granted Apr 24, 2007·107 cites·3 claims
- 2893US9152427B2Instruction issue to array of arithmetic cells coupled to load/store cells with associated registers as extended register fileVORBACH MARTIN·Filed 2009·Granted Oct 6, 2015·25 cites·22 claims
- 2993US7657877B2Method for processing dataPACT XPP TECHNOLOGIES AG·Filed 2002·Granted Feb 2, 2010·95 cites·20 claims
- 3093US7266725B2Method for debugging reconfigurable architecturesPACT XPP TECHNOLOGIES AG·Filed 2001·Granted Sep 4, 2007·59 cites·5 claims
- 3193US7028107B2Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three- dimensional programmable cell architectures (FPGAS, DPGAS, and the like)PACT XPP TECHNOLOGIES AG·Filed 2002·Granted Apr 11, 2006·66 cites·27 claims
- 3293US6021490ARun-time reconfiguration method for programmable unitsPACT GMBH·Filed 1997·Granted Feb 1, 2000·182 cites·15 claims
- 3392US8869121B2Method for the translation of programs for reconfigurable architecturesVORBACH MARTIN·Filed 2011·Granted Oct 21, 2014·17 cites·13 claims
- 3492US8250503B2Hardware definition method including determining whether to implement a function as hardware or softwareVORBACH MARTIN·Filed 2007·Granted Aug 21, 2012·22 cites·55 claims
- 3592US7595659B2Logic cell array and bus systemPACT XPP TECHNOLOGIES AG·Filed 2001·Granted Sep 29, 2009·59 cites·129 claims
- 3692US7394284B2Reconfigurable sequencer structurePACT XPP TECHNOLOGIES AG·Filed 2003·Granted Jul 1, 2008·44 cites·21 claims
- 3792US6542998B1Method of self-synchronization of configurable elements of a programmable modulePACT GMBH·Filed 1999·Granted Apr 1, 2003·121 cites·39 claims
- 3891US8914590B2Data processing method and deviceVORBACH MARTIN·Filed 2009·Granted Dec 16, 2014·26 cites·7 claims
- 3991US8686549B2Reconfigurable elementsVORBACH MARTIN·Filed 2009·Granted Apr 1, 2014·23 cites·52 claims
- 4090US11061682B2Advanced processor architectureVORBACH MARTIN·Filed 2015·Granted Jul 13, 2021·6 cites·20 claims
- 4190US9348587B2Providing code sections for matrix of arithmetic logic units in a processorVORBACH MARTIN·Filed 2011·Granted May 24, 2016·9 cites·10 claims
- 4290US9037807B2Processor arrangement on a chip including data processing, memory, and interface elementsVORBACH MARTIN·Filed 2010·Granted May 19, 2015·12 cites·75 claims
- 4390US8099618B2Methods and devices for treating and processing dataVORBACH MARTIN·Filed 2008·Granted Jan 17, 2012·16 cites·8 claims
- 4490US6480937B1Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--PACT INF TECH GMBH·Filed 1999·Granted Nov 12, 2002·142 cites·12 claims
- 4589US10579584B2Integrated data processing core and array data processor and method for processing algorithmsSCIENTIA SOL MENTIS AG·Filed 2015·Granted Mar 3, 2020·7 cites·3 claims
- 4689US9734064B2System and method for a cache in a multi-core processorHYPERION CORE INC·Filed 2015·Granted Aug 15, 2017·5 cites·19 claims
- 4789US8058899B2Logic cell array and bus systemVORBACH MARTIN·Filed 2009·Granted Nov 15, 2011·17 cites·82 claims
- 4889US6728871B1Runtime configurable arithmetic and logic cellPACT XPP TECHNOLOGIES AG·Filed 1999·Granted Apr 27, 2004·95 cites·19 claims
- 4989US6081903AMethod of the self-synchronization of configurable elements of a programmable unitPACT GMBH·Filed 1997·Granted Jun 27, 2000·114 cites·16 claims
- 5089US5943242ADynamically reconfigurable data processing systemPACT GMBH·Filed 1995·Granted Aug 24, 1999·136 cites·23 claims
Showing the top 50 of 174 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Martin Vorbach files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →