Inventor · disambiguated record
John E. Barth, Jr.
Also filed as: BARTH JOHN · BARTH JOHN E · BARTH JOHN E JR · BARTH JOHN EDWARD
115 granted patents·13 pending applications·1,798 citations·filing 1990–2024
99Inventor score
Top patents by PatentIndex Score
128 records- 0198US5740068AFidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correctionIBM·Filed 1996·Granted Apr 14, 1998·300 cites·23 claims
- 0296US5961653AProcessor based BIST for an embedded memoryIBM·Filed 1997·Granted Oct 5, 1999·235 cites·49 claims
- 0395US6577156B2Method and apparatus for initializing an integrated circuit using compressed data from a remote fuseboxIBM·Filed 2000·Granted Jun 10, 2003·106 cites·28 claims
- 0495US6233184B1Structures for wafer level test and burn-inIBM·Filed 1998·Granted May 15, 2001·102 cites·44 claims
- 0594US9093175B2Signal margin centering for single-ended eDRAM sense amplifierIBM·Filed 2013·Granted Jul 28, 2015·19 cites·20 claims
- 0693US9160617B2Faulty core recovery mechanisms for a three-dimensional network on a processor arrayIBM·Filed 2012·Granted Oct 13, 2015·16 cites·25 claims
- 0792US7286425B2System and method for capacitive mis-match bit-line sensingIBM·Filed 2005·Granted Oct 23, 2007·28 cites·20 claims
- 0892US6426904B2Structures for wafer level test and burn-inIBM·Filed 2001·Granted Jul 30, 2002·43 cites·30 claims
- 0991US8120968B2High voltage word line driverREOHR WILLIAM ROBERT·Filed 2010·Granted Feb 21, 2012·17 cites·22 claims
- 1091US7724565B2Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devicesIBM·Filed 2007·Granted May 25, 2010·27 cites·5 claims
- 1190US7046565B1Bi-mode sense amplifier with dual utilization of the reference cells and dual precharge scheme for improving data retentionIBM·Filed 2005·Granted May 16, 2006·24 cites·20 claims
- 1290US5796662AIntegrated circuit chip with a wide I/O memory array and redundant data linesIBM·Filed 1996·Granted Aug 18, 1998·80 cites·13 claims
- 1389US9564184B2Sense amplifier for single-ended sensingINVECAS INC·Filed 2015·Granted Feb 7, 2017·7 cites·15 claims
- 1489US8879295B1Electronic circuit for remapping faulty memory arrays of variable sizeIBM·Filed 2013·Granted Nov 4, 2014·15 cites·20 claims
- 1589US6272054B1Twin-cell memory architecture with shielded bitlines for embedded memory applicationsIBM·Filed 2000·Granted Aug 7, 2001·50 cites·9 claims
- 1689US5134616ADynamic ram with on-chip ecc and optimized bit and word redundancyIBM·Filed 1990·Granted Jul 28, 1992·173 cites·36 claims
- 1786US9940302B2Interconnect circuits at three dimensional (3-D) bonding interfaces of a processor arrayIBM·Filed 2016·Granted Apr 10, 2018·4 cites·20 claims
- 1886US8990616B2Final faulty core recovery mechanisms for a two-dimensional network on a processor arrayIBM·Filed 2012·Granted Mar 24, 2015·9 cites·25 claims
- 1985US10650906B2Memory bypass function for a memorySYNOPSYS INC·Filed 2018·Granted May 12, 2020·5 cites·21 claims
- 2085US9588937B2Array of processor core circuits with reversible tiersIBM·Filed 2013·Granted Mar 7, 2017·7 cites·20 claims
- 2184US9570363B2Vertically integrated memory cellIBM·Filed 2016·Granted Feb 14, 2017·3 cites·20 claims
- 2284US9218564B2Providing transposable access to a synapse array using a recursive array layoutARTHUR JOHN V·Filed 2012·Granted Dec 22, 2015·12 cites·20 claims
- 2384US7898078B1Power connector/decoupler integrated in a heat sinkIBM·Filed 2009·Granted Mar 1, 2011·11 cites·20 claims
- 2483US6967885B2Concurrent refresh mode with distributed row address counters in an embedded DRAMIBM·Filed 2004·Granted Nov 22, 2005·33 cites·16 claims
- 2583US6845059B1High performance gain cell architectureIBM·Filed 2003·Granted Jan 18, 2005·34 cites·23 claims
- 2681US8918351B2Providing transposable access to a synapse array using column aggregationARTHUR JOHN V·Filed 2012·Granted Dec 23, 2014·6 cites·9 claims
- 2781US7085971B2ECC based system and method for repairing failed memory elementsIBM·Filed 2001·Granted Aug 1, 2006·30 cites·10 claims
- 2881US6400629B1System and method for early write to memory by holding bitline at fixed potentialIBM·Filed 2001·Granted Jun 4, 2002·30 cites·26 claims
- 2980US9059322B2Semiconductor-on-insulator (SOI) deep trench capacitorIBM·Filed 2012·Granted Jun 16, 2015·5 cites·20 claims
- 3080US7193262B2Low-cost deep trench decoupling capacitor device and process of manufactureIBM·Filed 2004·Granted Mar 20, 2007·26 cites·16 claims
- 3180US6507511B1Secure and dense SRAM cells in EDRAM technologyIBM·Filed 2001·Granted Jan 14, 2003·26 cites·17 claims
- 3279US8492819B2FET eDRAM trench self-aligned to buried strapANDERSON BRENT A·Filed 2011·Granted Jul 23, 2013·5 cites·20 claims
- 3379US8080851B2Deep trench electrostatic discharge (ESD) protect diode for silicon-on-insulator (SOI) devicesBARTH JR JOHN E·Filed 2008·Granted Dec 20, 2011·7 cites·16 claims
- 3478US11017873B2Memory bypass function for a memorySYNOPSYS INC·Filed 2020·Granted May 25, 2021·1 cites·20 claims
- 3578US9117547B2Reduced stress high voltage word line driverIBM·Filed 2013·Granted Aug 25, 2015·6 cites·19 claims
- 3677US7400546B1Low overhead switched header power savings apparatusIBM·Filed 2007·Granted Jul 15, 2008·9 cites·2 claims
- 3777US7382672B2Differential and hierarchical sensing for memory circuitsIBM·Filed 2007·Granted Jun 3, 2008·8 cites·1 claims
- 3877US6738300B2Direct read of DRAM cell using high transfer ratioIBM·Filed 2002·Granted May 18, 2004·23 cites·20 claims
- 3977US6577548B1Self timing interlock circuit for embedded DRAMIBM·Filed 2002·Granted Jun 10, 2003·25 cites·20 claims
- 4075US10706916B1Method and apparatus for integrated level-shifter and memory clockSYNOPSIS INC·Filed 2019·Granted Jul 7, 2020·3 cites·18 claims
- 4175US8946045B2Metal-insulator-metal (MIM) capacitor with deep trench (DT) structure and method in a silicon-on-insulator (SOI)BARTH JR JOHN E·Filed 2012·Granted Feb 3, 2015·3 cites·14 claims
- 4273US9443857B2Vertical fin eDRAMGLOBALFOUNDRIES INC·Filed 2014·Granted Sep 13, 2016·2 cites·14 claims
- 4372US10957391B2Array organization and architecture to perform range-match operations with content addressable memory (CAM) circuitsIBM·Filed 2019·Granted Mar 23, 2021·2 cites·16 claims
- 4472US8024513B2Method and system for implementing dynamic refresh protocols for DRAM based cacheIBM·Filed 2007·Granted Sep 20, 2011·5 cites·20 claims
- 4571US8605528B2Sense amplifier having an isolated pre-charge architecture, a memory circuit incorporating such a sense amplifier and associated methodsBARTH JR JOHN E·Filed 2011·Granted Dec 10, 2013·5 cites·20 claims
- 4671US7061793B2Apparatus and method for small signal sensing in an SRAM cell utilizing PFET access devicesIBM·Filed 2004·Granted Jun 13, 2006·15 cites·6 claims
- 4769US7989865B2Deep trench capacitor for SOI CMOS devices for soft error immunityIBM·Filed 2008·Granted Aug 2, 2011·3 cites·16 claims
- 4867US8125840B2Reference level generation with offset compensation for sense amplifierBARTH JR JOHN E·Filed 2009·Granted Feb 28, 2012·6 cites·21 claims
- 4967US7954028B2Structure for redundancy programming of a memory deviceIBM·Filed 2008·Granted May 31, 2011·6 cites·9 claims
- 5067US7342839B2Memory cell access circuitIBM·Filed 2006·Granted Mar 11, 2008·6 cites·17 claims
Showing the top 50 of 128 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when John E. Barth, Jr. files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →