Inventor · disambiguated record
Nalini Ranjan
Also filed as: RANJAN NALINI
9 granted patents·312 citations·filing 1996–1999
91Inventor score
Files withS3 INC9
Top patents by PatentIndex Score
9 records- 0188US5862390AMixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/output bufferS3 INC·Filed 1996·Granted Jan 19, 1999·69 cites·5 claims
- 0282US6040737AOutput buffer circuit and method that compensate for operating conditions and manufacturing processesS3 INC·Filed 1998·Granted Mar 21, 2000·43 cites·16 claims
- 0380US6265899B1Single rail domino logic for four-phase clocking schemeS3 INC·Filed 1999·Granted Jul 24, 2001·42 cites·11 claims
- 0475US6208167B1Voltage tolerant bufferS3 INC·Filed 1997·Granted Mar 27, 2001·33 cites·12 claims
- 0571US6005412AAGP/DDR interfaces for full swing and reduced swing (SSTL) signals on an integrated circuit chipS3 INC·Filed 1998·Granted Dec 21, 1999·62 cites·15 claims
- 0670US6005432AVoltage level shift system and methodS3 INC·Filed 1998·Granted Dec 21, 1999·24 cites·25 claims
- 0747US6393600B1Skew-independent memory architectureS3 INC·Filed 1999·Granted May 21, 2002·13 cites·15 claims
- 0845US6031258AHigh DC current stagger power/ground padS3 INC·Filed 1998·Granted Feb 29, 2000·15 cites·17 claims
- 0937US5852568ASystem and method for a fast carry/sum select adderS3 INC·Filed 1997·Granted Dec 22, 1998·11 cites·9 claims
Join the waitlist — get patent alerts
Get an alert when Nalini Ranjan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →