Inventor · disambiguated record
Sunderraj Thirupapuliyur
Also filed as: THIRUPAPULIYUR SUNDERRAJ
8 granted patents·37 citations·filing 2004–2014
83Inventor score
Top patents by PatentIndex Score
8 records- 0182US7795124B2Methods for contact resistance reduction of advanced CMOS devicesAPPLIED MATERIALS INC·Filed 2006·Granted Sep 14, 2010·9 cites·24 claims
- 0278US8105908B2Methods for forming a transistor and modulating channel stressTHIRUPAPULIYUR SUNDERRAJ·Filed 2005·Granted Jan 31, 2012·10 cites·6 claims
- 0370US7994015B2NMOS transistor devices and methods for fabricating sameAPPLIED MATERIALS INC·Filed 2010·Granted Aug 9, 2011·2 cites·14 claims
- 0468US8871645B2Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereofGANGULY UDAYAN·Filed 2009·Granted Oct 28, 2014·3 cites·12 claims
- 0565US7575986B2Gate interface relaxation anneal method for wafer processing with post-implant dynamic surface annealingAPPLIED MATERIALS INC·Filed 2007·Granted Aug 18, 2009·2 cites·20 claims
- 0665US7488690B2Silicon nitride film with stress controlAPPLIED MATERIALS INC·Filed 2004·Granted Feb 10, 2009·11 cites·30 claims
- 0755US9530898B2Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereofAPPLIED MATERIALS INC·Filed 2014·Granted Dec 27, 2016·0 cites·8 claims
- 0846US8330225B2NMOS transistor devices and methods for fabricating sameTHIRUPAPULIYUR SUNDERRAJ·Filed 2011·Granted Dec 11, 2012·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Sunderraj Thirupapuliyur files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →