Inventor · disambiguated record
Frank Ray Keyser, Iii
Also filed as: KEYSER FRANK RAY · KEYSER FRANK RAY III · KEYSER III FRANK R · KEYSER III FRANK RAY
27 granted patents·2,887 citations·filing 1995–2014
98Inventor score
Files withIBM22BONACCIO ANTHONY R2GLOBALFOUNDRIES INC1GLOBALFOUNDRIES US 2 LLC1HITACHI GLOBAL STORAGE TECH1
Top patents by PatentIndex Score
27 records- 0199US6233191B1Field programmable memory arrayIBM·Filed 2000·Granted May 15, 2001·205 cites·22 claims
- 0298US6130854AProgrammable address decoder for field programmable memory arrayIBM·Filed 1998·Granted Oct 10, 2000·181 cites·21 claims
- 0398US6118707AMethod of operating a field programmable memory array with a field programmable gate arrayIBM·Filed 1998·Granted Sep 12, 2000·174 cites·2 claims
- 0498US6038192AMemory cells for field programmable memory arrayIBM·Filed 1998·Granted Mar 14, 2000·193 cites·13 claims
- 0598US6023421ASelective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory arrayIBM·Filed 1998·Granted Feb 8, 2000·222 cites·23 claims
- 0698US5745734AMethod and system for programming a gate array using a compressed configuration bit streamIBM·Filed 1995·Granted Apr 28, 1998·318 cites·39 claims
- 0797US6044031AProgrammable bit line drive modes for memory arraysIBM·Filed 1998·Granted Mar 28, 2000·225 cites·4 claims
- 0897US5732246AProgrammable array interconnect latchIBM·Filed 1995·Granted Mar 24, 1998·268 cites·31 claims
- 0997US5631578AProgrammable array interconnect networkIBM·Filed 1995·Granted May 20, 1997·212 cites·29 claims
- 1096US6075745AField programmable memory arrayIBM·Filed 1998·Granted Jun 13, 2000·195 cites·8 claims
- 1196US5802003ASystem for implementing write, initialization, and reset in a memory array using a single cell write portIBM·Filed 1995·Granted Sep 1, 1998·177 cites·38 claims
- 1296US5692147AMemory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows by selectively transposing X and Y address portions, and programmable gate array applications thereofIBM·Filed 1995·Granted Nov 25, 1997·191 cites·18 claims
- 1393US5652529AProgrammable array clock/reset resourceIBM·Filed 1995·Granted Jul 29, 1997·82 cites·17 claims
- 1488US6021513ATestable programmable gate array and associated LSSD/deterministic test methodologyIBM·Filed 1998·Granted Feb 1, 2000·73 cites·20 claims
- 1583US5646546AProgrammable logic cell having configurable gates and multiplexersIBM·Filed 1995·Granted Jul 8, 1997·40 cites·38 claims
- 1677US5781032AProgrammable inverter circuit used in a programmable logic cellIBM·Filed 1996·Granted Jul 14, 1998·36 cites·4 claims
- 1776US8587464B2Off-line gain calibration in a time-interleaved analog-to-digital converterBONACCIO ANTHONY R·Filed 2012·Granted Nov 19, 2013·7 cites·25 claims
- 1875US9473172B2Receiver deserializer latency trimGLOBALFOUNDRIES INC·Filed 2014·Granted Oct 18, 2016·3 cites·18 claims
- 1974US6934103B2Read channel with automatic servo track writerHITACHI GLOBAL STORAGE TECH·Filed 2002·Granted Aug 23, 2005·10 cites·23 claims
- 2073US8493250B2Comparator offset cancellation in a successive approximation analog-to-digital converterBONACCIO ANTHONY R·Filed 2011·Granted Jul 23, 2013·5 cites·21 claims
- 2169US5703498AProgrammable array clock/reset resourceIBM·Filed 1996·Granted Dec 30, 1997·18 cites·5 claims
- 2263US6373906B1Method and apparatus for Viterbi detection of generalized partial response signals including two-way add/compare/select for improved channel speedIBM·Filed 2001·Granted Apr 16, 2002·8 cites·12 claims
- 2363US5748009AProgrammable logic cellIBM·Filed 1996·Granted May 5, 1998·16 cites·15 claims
- 2462US9374098B2Transmitter serializer latency trimGLOBALFOUNDRIES US 2 LLC·Filed 2014·Granted Jun 21, 2016·1 cites·18 claims
- 2550US6941435B2Integrated circuit having register configuration setsIBM·Filed 2003·Granted Sep 6, 2005·2 cites·20 claims
- 2648US5734582AMethod and system for layout and schematic generation for heterogeneous arraysIBM·Filed 1995·Granted Mar 31, 1998·18 cites·32 claims
- 2747US5717346ALow skew multiplexer network and programmable array clock/reset application thereofIBM·Filed 1996·Granted Feb 10, 1998·7 cites·21 claims
Join the waitlist — get patent alerts
Get an alert when Frank Ray Keyser, Iii files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →