Inventor · disambiguated record
Toshiyuki Moriwaki
Also filed as: MORIWAKI TOSHIYUKI
11 granted patents·4 pending applications·380 citations·filing 1996–2009
91Inventor score
Top patents by PatentIndex Score
15 records- 0196US7737472B2Semiconductor integrated circuit devicePANASONIC CORP·Filed 2008·Granted Jun 15, 2010·117 cites·29 claims
- 0295US7503026B2Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuitPANASONIC CORP·Filed 2005·Granted Mar 10, 2009·136 cites·32 claims
- 0385US6490715B1Cell library database and design aiding systemMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2000·Granted Dec 3, 2002·46 cites·22 claims
- 0462US6301692B1Method for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained by the same method, and method for verifying timing thereofMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 1998·Granted Oct 9, 2001·33 cites·27 claims
- 0561US6967866B2Semiconductor memory and semiconductor integrated circuitMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2004·Granted Nov 22, 2005·12 cites·17 claims
- 0653US6922443B1Signal transmission circuitMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2000·Granted Jul 26, 2005·2 cites·10 claims
- 0753US5923569AMethod for designing layout of semiconductor integrated circuit semiconductor integrated circuit obtained by the same method and method for verifying timing thereofMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 1996·Granted Jul 13, 1999·22 cites·2 claims
- 0852US7597318B2Sheet material accumulating apparatusGUNZE KK·Filed 2006·Granted Oct 6, 2009·2 cites·8 claims
- 0951US2009138840A1Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuitPANASONIC CORP·Filed 2009·Application pending·0 cites
- 1047US7369618B2Signal transmission circuitMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2005·Granted May 6, 2008·0 cites·7 claims
- 1146US2006017087A1Semiconductor device and method of manufacturing the same utilizing permittivity of an insulating layer to provide a desired cross conductive layer capacitance propertyMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2005·Application pending·0 cites
- 1241US6895564B2Method for designing LSI systemMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2002·Granted May 17, 2005·0 cites·10 claims
- 1340US5983008AMethod for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained by the same method, and method for verifying timing thereofMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 1998·Granted Nov 9, 1999·10 cites·6 claims
- 1440US2004075174A1Semiconductor device and method of manufacturing the same utilizing permittivity of an insulating layer to provide a desired cross conductive layer capacitance propertyMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2003·Application pending·0 cites
- 1534US2008265494A1Sheet Material Accumulating Method And Sheet Material Accumulating ApparatusGUNZE KK·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Toshiyuki Moriwaki files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →