US9466755B2ActiveUtilityA1

MIS-IL silicon solar cell with passivation layer to induce surface inversion

Assignee: IBMPriority: Oct 30, 2014Filed: Oct 30, 2014Granted: Oct 11, 2016
Est. expiryOct 30, 2034(~8.3 yrs left)· nominal 20-yr term from priority
H10F 77/315H10F 77/311H10F 77/211H10F 77/169H10F 71/128H10F 10/17H10F 10/12H10F 71/129H01L 31/062H01L 31/022425H01L 31/1868H01L 31/02168Y02E10/50Y02E10/548
73
PatentIndex Score
0
Cited by
20
References
18
Claims

Abstract

The present invention relates generally to a photovoltaic solar cell device and more particularly, to a structure and method of inducing charge inversion in a silicon substrate by using a highly charged passivation layer on an upper side of the silicon substrate. A positively charged passivation layer comprising hafnium oxide may be formed on an insulating layer covering an upper surface of a p-doped silicon substrate and on a metal contact to induce a strong inversion layer in an upper portion of the p-doped silicon substrate.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A method comprising:
 forming an insulating layer on an upper surface of a substrate; 
 forming a metal contact on the insulating layer, the insulating layer separates the metal contact from the substrate; 
 conformally forming a positively charged metal oxide layer on an upper surface of the insulating layer and covering the metal contact, the positive charge of the positively charged metal oxide layer causes an n-type region to form in an upper portion of the substrate; and 
 forming a silicon nitride layer directly above the positively charged metal oxide layer. 
 
     
     
       2. The method of  claim 1 , further comprising:
 tuning the thickness and charge density of the positively charged metal oxide layer to affect the depth and charge density of the n-type region formed in the upper portion of the substrate. 
 
     
     
       3. The method of  claim 2 , wherein tuning the thickness and charge density of the positively charged metal oxide layer comprises:
 adjusting a deposition temperature and a duration of an atomic layer deposition process used to form the positively charged metal oxide layer. 
 
     
     
       4. The method of  claim 1 , further comprising:
 forming a metal layer on a bottom surface of the substrate; and 
 annealing the substrate and the metal layer to form a p+ doped layer in a bottom portion of the substrate. 
 
     
     
       5. The method of  claim 4 , wherein forming the metal layer on the bottom surface of the substrate comprising depositing a layer of copper, silver, gold, tungsten, aluminum, or alloys thereof. 
     
     
       6. The method of  claim 4 , wherein the metal layer on the bottom surface of the substrate comprising copper, silver, gold, tungsten, aluminum, or alloys thereof. 
     
     
       7. The method of  claim 1 , wherein the substrate comprises a silicon-on-insulator substrate or a silicon germanium-on-insulator substrate. 
     
     
       8. The method of  claim 1 , wherein the substrate comprises p-doped silicon. 
     
     
       9. The method of  claim 1 , wherein forming the insulating layer comprises depositing a layer of silicon oxide. 
     
     
       10. The method of  claim 1 , wherein the insulating layer comprises silicon oxide. 
     
     
       11. The method of  claim 1 , wherein forming the metal contact comprises using a screen printing process. 
     
     
       12. The method of  claim 1 , wherein the metal contact comprises copper, silver, gold, tungsten, aluminum, or alloys thereof. 
     
     
       13. The method of  claim 1 , wherein forming the positively charged metal oxide layer on the insulating layer and on the metal contact comprises depositing a layer of hafnium oxide or lanthanum oxide. 
     
     
       14. The method of  claim 1 , wherein the positively charged metal oxide layer comprises hafnium oxide or lanthanum oxide. 
     
     
       15. The method of  claim 1 , wherein the positively charged metal oxide layer has a thickness of approximately 0.1 nm to approximately 5 nm. 
     
     
       16. The method of  claim 1 , wherein the n-type region in the upper portion of the substrate comprises a larger electron concentration than the remainder of the substrate. 
     
     
       17. The method of  claim 1 , further comprising:
 forming an anti-reflective (AR) layer on the positively charged metal oxide layer. 
 
     
     
       18. The method of  claim 1 , further comprising:
 forming a silicon nitride layer on the positively charged metal oxide layer.

Join the waitlist — get patent alerts

Track US9466755B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.