US9406767B1ActiveUtility

POC process flow for conformal recess fill

Assignee: IBMPriority: Sep 23, 2015Filed: Mar 17, 2016Granted: Aug 2, 2016
Est. expirySep 23, 2035(~9.2 yrs left)· nominal 20-yr term from priority
H10P 95/062H10P 76/405H10P 50/283H10P 50/73H10P 14/69433H10P 14/6927H10P 14/6905H10W 10/0121H10W 10/13H10D 84/834H10D 84/0193H10D 84/0184H10D 84/0177H10D 84/0158H10D 84/0151H10D 84/0144H10D 84/0135H10D 84/038H10D 84/017H10D 84/013H10D 64/516H10D 64/021H10D 64/017H10D 64/015H10D 62/115H10D 30/024H10D 64/671H01L 29/42368
92
PatentIndex Score
6
Cited by
11
References
1
Claims

Abstract

A method of filling trenches between gates includes forming a first and a second dummy gate over a substrate, the first and second dummy gates including a sacrificial gate material and a hard mask layer; forming a first gate spacer along a sidewall of the first dummy gate and a second gate spacer along a sidewall of the second dummy gate; performing an epitaxial growth process to form a source/drain on the substrate between the first and second dummy gates; disposing a conformal liner over the first and second dummy gates and the source/drain; disposing an oxide on the conformal liner between the first and second dummy gates; recessing the oxide to a level below the hard mask layers of the first and second dummy gates to form a recessed oxide; and depositing a spacer material over the recessed oxide between the first dummy gate and the second dummy gate.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A method of filling trenches between gates, the method comprising:
 forming a first dummy gate and a second dummy gate over a substrate, the first dummy gate and the second dummy gate comprising a sacrificial gate material and a hard mask layer disposed over the sacrificial gate material; 
 forming a first gate spacer along a sidewall of the first dummy gate and a second gate spacer along a sidewall of the second dummy gate; 
 performing an epitaxial growth process to form a source/drain on the substrate between the first dummy gate and the second dummy gate; 
 disposing a conformal liner on the first dummy gate, the second dummy gate, and the source/drain, the conformal liner comprising SiBCN or SiOCN and being different than the hard mask layer of the first dummy gate and the second dummy gate; 
 disposing an oxide on the conformal liner between the first dummy gate and the second dummy gate; 
 performing an etch process that selectively etches and recesses the oxide to a level about 15 to about 25 nanometers (nm) below the hard mask layers of the first dummy gate and the second dummy gate to form a recessed oxide and expose the conformal layer; 
 depositing a spacer material layer on the recessed oxide and the hard mask layers of the first dummy gate and the second dummy gate; 
 disposing a planarization layer over the spacer material layer; and 
 performing a planarization process to remove the planarization layer and a portion of the spacer material layer and to expose the hard mask layers of the first dummy gate and the second dummy gate.

Join the waitlist — get patent alerts

Track US9406767B1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.