US8921227B2ActiveUtilityA1

Semiconductor device assembly and semiconductor device and method of manufacturing the same

Assignee: DOWA ELECTRONICS MATERIALS CO LTDPriority: May 16, 2012Filed: May 16, 2013Granted: Dec 30, 2014
Est. expiryMay 16, 2032(~5.8 yrs left)· nominal 20-yr term from priority
Inventors:Ryuichi Toba
H10P 95/112H10P 95/00H10W 70/457H10W 70/042H10H 20/01H10H 20/018H01L 2924/0002H01L 21/4828H01L 21/00H01L 23/49582H01L 2924/00
63
PatentIndex Score
1
Cited by
5
References
13
Claims

Abstract

A method of manufacturing, at a reduced cost, a semiconductor device assembly and a semiconductor device, having a conductive support which is not eroded by an etchant for a lift-off layer even when the lift-off layer is made of a material for which no suitable selective etching solution has been found is provided. In the method of manufacturing the semiconductor device assembly, a plating step of forming a conductive support is carried out such that a first metal which is dissolved with an etchant is encapsulated in second metal which are not dissolved with the etchant, and through-holes for supplying etchant are formed in the second metal.

Claims

exact text as granted — not AI-modified
The invention claimed is: 
     
       1. A method of manufacturing a semiconductor device assembly, comprising:
 a step of forming a lift-off layer and a semiconductor layer in this order on a growth substrate; 
 a step of partially removing the semiconductor layer to form grooves in the bottom of which the growth substrate or the lift-off layer is partially exposed, thereby forming a plurality of separate semiconductor structures; 
 a plating step of forming a conductive support for integrally supporting the plurality of the semiconductor structures by plating; and 
 a chemical lift-off step of separating the growth substrate from the plurality of semiconductor structures by removing the lift-off layer using a given etchant, 
 wherein the plating step is performed such that a first metal which can be dissolved in the etchant is encapsulated in a second metal which are not dissolved in the etchant in the conductive support, and through-holes communicating with the grooves are formed in the second metal, and 
 the etchant is supplied to the grooves through the though holes in the chemical lift-off step. 
 
     
     
       2. The method of manufacturing a semiconductor device assembly according to  claim 1 , wherein the plating step comprises the steps of:
 forming a first plating layer made of the second metal on the semiconductor structure; 
 forming a second plating layer made of the first metal partially on the first plating layer; and 
 forming a third plating layer made of the second metal on the second plating layer and part of the first plating layer where the second plating layer is not formed. 
 
     
     
       3. A method of manufacturing a semiconductor device assembly according to  claim 2 , wherein the second plating layer is formed in the form of an island above each of the plurality of the semiconductor structures. 
     
     
       4. The method of manufacturing a semiconductor device assembly according to  claim 2 , wherein the first plating layer and the third plating layer are made of the same kind of metal. 
     
     
       5. The method of manufacturing a semiconductor device assembly according to  claim 1 , wherein the plating step is performed in a state where resists are buried in regions where the through-holes are to be formed. 
     
     
       6. The method of manufacturing a semiconductor device assembly according to  claim 1 , wherein the first metal is Cu or Ni. 
     
     
       7. The method of manufacturing a semiconductor device assembly according to  claim 1 , wherein the second metal is Au or a platinum group metal. 
     
     
       8. A method of manufacturing a semiconductor device, comprising the step of:
 cutting the conductive support between the semiconductor structures of a semiconductor device assembly obtained by the method of manufacturing a semiconductor device assembly according to  claim 1  to singulate the plurality of semiconductor devices each having the semiconductor structure supported by the cut conductive support. 
 
     
     
       9. The method of manufacturing a semiconductor device assembly according to  claim 3 , wherein the first plating layer and the third plating layer are made of the same kind of metal. 
     
     
       10. The method of manufacturing a semiconductor device assembly according to  claim 2 , wherein the plating step is performed in a state where resists are buried in regions where the through-holes are to be formed. 
     
     
       11. The method of manufacturing a semiconductor device assembly according to  claim 2 , wherein the first metal is Cu or Ni. 
     
     
       12. The method of manufacturing a semiconductor device assembly according to  claim 2 , wherein the second metal is Au or a platinum group metal. 
     
     
       13. A method of manufacturing a semiconductor device, comprising the step of:
 cutting the conductive support between the semiconductor structures of a semiconductor device assembly obtained by the method of manufacturing a semiconductor device assembly according to  claim 2  to singulate the plurality of semiconductor devices each having the semiconductor structure supported by the cut conductive support.

Join the waitlist — get patent alerts

Track US8921227B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.