Clock divider circuit

Abstract

A clock divider circuit. The clock divider receives m input clock signals each of the same frequency. Each input clock signal after the first has a phase offset of 2π/m from the previous input clock signal. The clock divider divides the frequency of the input clock signals by an integer of division K. The clock divider includes a counter that receives the first input clock signal and provides one or more count signals. The clock divider also includes m flip-flops, of which a first flip-flop receives the first input clock signal at its clock input and provides a first clock output signal. Each flip-flop after the first receives an input clock signal at its clock input and provides a clock output signal, each clock output signal after the first having a 2πK/m phase offset from the previous clock output signal.

What is claimed is: 
     
       1. A clock divider that receives m input clock signals each of the same frequency, each input clock signal after the first having a phase offset of 2π/m, with 2π radians being the phase change in one period of the clock, from the previous input clock signal, and divides the frequency of the input clock signals by an integer of division K, the divider comprising:
 a counter that receives the first input clock signal and provides one or more count signals; and 
 m flip-flops, of which a first flip-flop receives the first input clock signal at its clock input and provides a first clock output signal, and each flip-flop after the first receives an input clock signal at its clock input and provides a clock output signal, each clock output signal after the first having a 2πK/m phase offset from the previous clock output signal, each flip-flop having a D input that receives a D-input signal comprising one of (1) a count signal and (2) a clock output signal from one of the other flip-flops;
 wherein: 
 
 the integer of division is programmable; 
 the counter provides a plurality of count signals; and 
 the D input of the first flip-flop receives a zero-count signal; and the divider further comprises: 
 m−1 clock-input multiplexers, each flip-flop after the first receiving its input clock signal through an associated one of the clock-input multiplexers, each clock-input multiplexer responsive to a control signal determined by the programmable integer of division to select one of a plurality of the input clock signals for its associated flip-flop; and 
 m−1 D-input multiplexers, each flip-flop after the first receiving its D-input signal through a corresponding one of the D-input multiplexers, each D-input multiplexer responsive to the control signal to select one of a plurality of the count signals and the clock output signals for its associated flip-flop; 
 whereby each clock output signal after the first has a phase offset of 2π/m from the previous clock output signal, and the frequency of the clock output signals is determined by the programmable integer of division.