US8319117B2ActiveUtilityA1

Printed circuit board

Assignee: Xie ze-liangPriority: Jun 3, 2010Filed: Jul 21, 2010Granted: Nov 27, 2012
Est. expiryJun 3, 2030(~3.9 yrs left)· nominal 20-yr term from priority
Inventors:Ze-Liang Xie
H05K 2201/09354H05K 2201/09618H05K 1/0218
38
PatentIndex Score
0
Cited by
4
References
5
Claims

Abstract

A printed circuit board includes signal layers, ground layers, and a power layer, which are superposed. A closed trace is set along edges of each of the signal layers and the power layers. A number of vias are defined in each trace at intervals. Each via extends through the signal layers, the ground layers, and the power layer. Each via is electrically connected to the traces of the signal layers and the power layer, and electrically connected to the ground layers.

Claims

exact text as granted — not AI-modified
1. A printed circuit board comprising a plurality of signal layers, a plurality of ground layers, and a power layer, wherein the signal layers, the ground layers, and the power layer are superposed, a closed trace is set along edges of each of the signal layers and the power layer, a plurality of vias are defined in each closed trace at intervals, each via extends through the signal layers, the ground layers, and the power layer, each via is electrically connected to the closed traces of the signal layers and the power layer, and is electrically connected to the ground layers. 
     
     
       2. The printed circuit board of  claim 1 , wherein the width of each closed trace is about 20 mils. 
     
     
       3. The printed circuit board of  claim 1 , wherein the distance between two adjacent vias is about 40 mils. 
     
     
       4. The printed circuit board of  claim 3 , wherein the diameter of each via is less than the width of each closed trace. 
     
     
       5. The printed circuit board of  claim 1 , wherein the plurality of signal layers comprises a first signal layer, a second signal layer, and a third signal layer; the plurality of ground layers comprises a first ground layer and a second ground layer; wherein the first signal layer, the first ground layer, the second signal layer, the power layer, the second ground layer, and the third signal layer are superposed in that order.

Join the waitlist — get patent alerts

Track US8319117B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.