US7674651B2ActiveUtilityA1

Mounting method for semiconductor parts on circuit substrate

Assignee: IBMPriority: Dec 26, 2006Filed: Sep 6, 2007Granted: Mar 9, 2010
Est. expiryDec 26, 2026(~0.4 yrs left)· nominal 20-yr term from priority
H05K 2201/0367B23K 3/0623H05K 2203/049H05K 2203/0338H05K 2203/0113H05K 2203/041B23K 2101/40H05K 3/3478H10W 90/724H10W 72/9415H10W 72/07236H10W 72/07234H10W 72/07131H10W 72/01225H10W 72/01215H10W 72/01204H10W 72/923H10W 72/252H10W 72/241H10W 72/234H10W 72/222H10W 72/90H10W 72/072H10W 70/688H10W 70/685H10W 70/60H10W 72/9445H10W 72/224B23K 1/0016
81
PatentIndex Score
13
Cited by
10
References
1
Claims

Abstract

A method for mounting a semiconductor part on a circuit substrate is provided, which includes preparing the semiconductor part having a surface thereof provided with a plurality of stud-bumps, preparing a solder substrate having a surface thereof on which solid-solders corresponding to respective ones of the plurality of stud-bumps are arranged, preparing the circuit substrate having a surface thereof provided with connecting pads corresponding to respective ones of the plurality of stud-bumps, attaching the corresponding solid-solders on the solder substrate to respective tip ends of the plurality of stud bumps, separating the solid-solders attached to the tip ends of the stud-bumps from the solder substrate, contacting the solid-solder attached to respective ones of the tip ends of the stud-bumps with the corresponding connecting pads, and heating the solid-solders contacted with the corresponding connecting pads thereby establishing solder connection between respective ones of the stud-bumps and the corresponding connecting pads.

Claims

exact text as granted — not AI-modified
1. A method for mounting a semiconductor part on a circuit substrate, comprising:
 preparing the semiconductor part having a surface thereof provided with a plurality of stud-bumps; 
 wherein the plurality of stud bumps have protrusion like tip ends; 
 wherein the protrusion-like tip ends of the plurality of stud bumps come to a narrow point; 
 preparing a solder substrate having a surface with a plurality of openings corresponding to respective ones of the plurality of stud bumps; 
 coating the plurality of openings on the solder substrate with flux; 
 filling the plurality of openings with solder; 
 preparing the circuit substrate having a surface thereof provided with connecting pads corresponding to respective ones of the plurality of stud-bumps; 
 positioning the semiconductor part above the solder substrate so that the corresponding openings and stud bumps are aligned; 
 attaching the solder in the plurality of openings to the stud bumps by applying a force to the semiconductor part so the protrusion-like tip ends of the plurality of stud bumps penetrate the solder in the plurality of openings; 
 separating the solder in the plurality of openings from the solder substrate; 
 contacting the solder attached to the protrusion like tip ends of the stud-bumps with the corresponding connecting pads; and 
 heating the solid solder attached to the protrusion like tip ends of the stud-bumps thereby achieving solder connection between respective ones of the stud bumps and the corresponding connecting pads.

Join the waitlist — get patent alerts

Track US7674651B2 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.