US4654864AExpiredUtility

Phase synchronizing circuit

Assignee: NEC CORPPriority: Apr 20, 1982Filed: Apr 19, 1983Granted: Mar 31, 1987
Est. expiryApr 20, 2002(expired)· nominal 20-yr term from priority
Inventors:Osamu Ichiyoshi
H04L 27/2272H03L 7/113
48
PatentIndex Score
11
Cited by
8
References
6
Claims

Abstract

A fast pull-in phase synchronizing circuit, including a phaselock loop, having an extended pull-in range. The phase synchronizing circuit includes, besides a conventional phaselock loop, at least a π/2+nπ (n being an integer) phase shifter, a mixer, a low pass filter and another mixer. The phase shifter receives the output of the phaselock loop VCO, the output of the phase shifter being multiplied in the mixer with the circuit input signal. This multiplied signal is applied as an input to the low pass filter, which produces a low frequency output proportional to the frequency difference between the input and output signals. This low frequency signal is mixed in the other mixer with the circuit input signal to produce the phaselock loop input signal. The phaselock loop input is phase compared with the VCO output in the phaseback loop phase comparator. This phase comparator output has by reason of the phase synchronizing circuit of the invention two components, one representing the frequency discrimination characteristic of the circuit, the other the phase comparison characteristic. When in its unsynchronized state, the circuit of the invention operates as an automatic frequency control circuit causing the VCO oscillating frequency to vary in a direction to decrease the frequency error, W in -W ont . Once the frequency error has been reduced to the pull-in range, i.e. the synchronized range, the circuit of the invention operates to produce phase synchronization.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. A phase synchronizing circuit having a voltage controlled oscillator for generating an output signal in response to a control voltage, a phase comparator for phase-comparing said output signal with a first signal to provide a second signal and a loop filter for smoothing said second signal to provide said control voltage, comprising: a phase shifter for phase-shifting said output signal by (π/2)+nπ (n being an integer) to produce a third signal;   a first mixer for mixing said third signal with an input signal to provide a fourth signal;   a low-pass filter for selecting a low frequency component out of said fourth signal and providing a fifth signal whose phase is delayed an amount proportioned to the frequency difference between said input and output signals; and   a second mixer for mixing said fifth signal with said input signal to provide said first signal.   
     
     
       2. A phase synchronizing circuit as claimed in claim 1, further comprising first means connected to the output of said first mixer for detecting the synchronization and asynchronization of said phase synchronizing circuit to provide sixth and seventh signals; and second means responsive to said sixth signal for increasing the time constant of said low pass filter and to said seventh signal for decreasing said time constant of said low pass filter. 
     
     
       3. A phase synchronizing circuit as claimed in claim 1, further comprising first means connected to the output of said first mixer for detecting the synchronization and asynchronization of said phase synchronizing circuit to provide said sixth and seventh signals, second means for generating a constant voltage, and third means responsive to the output of said low-pass filter and said sixth and seventh signals for supplying said constant voltage to said second mixer and blocking the output of said low-pass filter in response to said sixth signal, and for supplying the output of said low-pass filter to said second mixer and blocking said constant voltage in response to said seventh signal. 
     
     
       4. A phase synchronizing circuit as claimed in claim 2 wherein said low pass filter has a variable time constant and wherein: said first means comprises another low pass filter means, receiving the output of said first mixer, for producing a signal having a phase proportional to the frequency difference between the input signal and said output signal; said another low pass filter means producing said sixth signal when the said frequency difference is sufficiently small to signify synchronization and producing said seventh signal when said frequency difference is too large to allow pull-in thereby signifying asynchronization; and   and second means comprises a level detector.   
     
     
       5. A phase synchronizing circuit as claimed in claim 3 wherein: said first means comprises another low pass filter means, receiving the output of said first mixer, for producing a signal having a phase proportional to the frequency difference between the input signal and said output signal; said another low pass filter means producing said sixth signal when said frequency difference is sufficiently small to signify synchronization and producing said seventh signal when said frequency difference is too large to allow pull-in thereby signifying asynchronization; and   said means for supplying comprises a level detector connected to the output of said another low pass filter and a switch means, connected to the output of said level detector, said switch means assuming a first or second state responsive to the output of said level detector, in said first state said switch means supplying said constant voltage to said second mixer while blocking the output of said low pass filter, in said second state said switch means supplying the output of said low-pass filter to said second mixer while blocking said constant voltage.   
     
     
       6. A phase synchronizing circuit adapted to receive an input signal and having a phaselock loop which includes a voltage controlled oscillator generating an output signal in response to a control voltage, a phase comparator means for comparing said output signal with a first signal to provide a second signal and a loop filter means receiving said second signal and producing at its output said control signal, said phase synchronizing circuit further including: phase shifter means for phase shifting said output signal by π/2+nπ (n being an integer);   first mixer means for mixing the input signal with the output of said phase shifter means;   low pass filter means connected to the output of said first mixer means for producing a signal having a phase proportional to the frequency difference between the input signal and said output signal; and   second mixer means for mixing the output of said low pass filter means and the input signal to produce said first signal;   said second signal having one component representative of the circuit frequency discrimination characteristic and another component representative of the circuit phase comparison characteristic.

Join the waitlist — get patent alerts

Track US4654864A — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.