US2025336856A1PendingUtilityA1

Packages with reduced bond wave propagation and the methods of forming the same

Assignee: TAIWAN SEMICONDUCTOR MFG CO LTDPriority: Apr 12, 2024Filed: Jul 7, 2025Published: Oct 30, 2025
Est. expiryApr 12, 2044(~17.7 yrs left)· nominal 20-yr term from priority
H10W 72/9226H10W 72/942H10W 72/923H10W 72/244H10W 72/221H10W 90/00H10W 70/685H10W 40/226H10W 72/0198H10W 72/013H10W 72/30H10W 72/90H10W 70/635H10W 90/701H10W 70/60H10W 40/22H10W 90/288H10W 90/297H10W 99/00H10W 40/228H10W 72/019H01L 2924/15311H01L 2924/1434H01L 2924/1431H01L 2924/01029H01L 2224/13025H01L 2224/13009H01L 2224/05025H01L 2224/05009H01L 25/0655H01L 24/13H01L 23/49822H01L 23/49816H01L 23/3672H01L 24/05
74
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method includes forming a composite carrier comprising forming a first dielectric layer on a carrier, and forming a plurality of metal pads in the first dielectric layer. The formation of the plurality of metal pads includes performing a planarization process to level first surfaces of the plurality of metal pads and the first dielectric layer. A reconstructed wafer is formed to include a plurality of device dies, and a second dielectric layer on the plurality of device dies. The composite carrier is bonded to the reconstructed wafer, and the plurality of metal pads physically contact the second dielectric layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method comprising:
 forming a first composite carrier comprising:
 forming a first dielectric layer on a carrier; and 
 forming a plurality of metal pads in the first dielectric layer, wherein the forming the plurality of metal pads comprises performing a planarization process to level first surfaces of the plurality of metal pads and the first dielectric layer; 
   forming a reconstructed wafer comprising:
 a plurality of device dies; and 
 a second dielectric layer on the plurality of device dies; and 
   bonding the first composite carrier to the reconstructed wafer, wherein the plurality of metal pads physically contact the second dielectric layer,   wherein at a time of the bonding, the second dielectric layer is a blank layer free from metal features therein, and   wherein the forming the plurality of metal pads comprises:
 performing a first etching process to etch the first dielectric layer and to form a first plurality of openings, until the carrier is exposed; and 
 filling the first plurality of openings with a metallic material, wherein the planarization process is performed on the metallic material.

Join the waitlist — get patent alerts

Track US2025336856A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.