US2024354280A1PendingUtilityA1
Computing array using global node processing
Est. expiryApr 18, 2043(~16.7 yrs left)· nominal 20-yr term from priority
Inventors:Peter Schade
G06F 15/8023G06F 13/4221G06F 15/17362G06F 15/80G06F 15/167
56
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
The present invention describes a parallel computer consisting of a manager connected to an array of computing nodes wherein each node has associated data storage and processing capability. In addition means are provided that either allow any node data access to its adjacent nodes or allow all nodes to randomly access all the storage at every node. The present invention is particularly suitable for artificial intelligence machine learning computing where multiple processors require large and fast access to large data sets.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A parallel computer comprising:
a manager; and an array of attached computing nodes,
wherein each computing node has associated user storage that is accessible by both the computing node and the manager;
wherein each computing node is configured to share its user storage with all other computing nodes; and
wherein each computing node includes processing for its attached storage.
2 . The parallel computer of claim 1 , wherein the manager is configured to communicate to all of the computing nodes such that the manager controls the flow of node storage data between the computing nodes.
3 . The parallel computer of claim 1 , wherein super speed type 3 and type 4 USB gadget connections are used between the manager and the computing nodes.
4 . The parallel computer of claim 1 , further comprising a controller existing on an internal backplane of the parallel computer that connects to the array of attached computing nodes such that the controller provides means for all computing nodes to have read access to storage data on any computing node.
5 . The parallel computer of claim 1 which provides means for all the nodes to swap their data with any other node using a cross point switch connected to each node.
6 . The parallel computer of claim 4 , wherein super speed type 3 and type 4 USB connections are used between the cross point connected nodes.
7 . The parallel computer of claim 4 , wherein PCIE connections are used between the cross point connected nodes.
8 . The parallel computer of claim 1 that allows every node in a 2-D array of computing nodes to read data from an adjacent lower number node storage and write data to an adjacent higher number node storage with the uppermost node writing data to the lowest numbered node.
9 . The parallel computer of claim 1 , wherein M.2 NVME SSD storage is used for the node storage.
10 . The parallel computer of claim 1 , wherein the node processing of its attached storage data is provided by physically distinct processors that are connected to the node.
11 . The parallel computer of claim 4 , wherein a packet switching node cross point switch is used on the backplane.Join the waitlist — get patent alerts
Track US2024354280A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.