US2024038583A1PendingUtilityA1
Semiconductor device and manufacturing method of a semiconductor device
Est. expiryJul 8, 2040(~13.9 yrs left)· nominal 20-yr term from priority
H10W 20/076H10W 10/021H10W 20/46H10W 20/072H10W 10/20H10D 62/292H10D 62/115H10B 43/10H10B 41/50H10B 43/50H10B 43/35H01L 21/764H01L 29/1037H01L 21/76831H10B 43/27H10B 43/30H10B 63/84H10N 70/011
70
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A semiconductor device includes a stack structure including conductive patterns spaced apart from each other, a channel structure penetrating the stack structure, and a slit insulating layer penetrating the stack structure. Air gaps are defined between the conductive patterns. The slit insulating layer includes a first interposition part covering a sidewall of one of the conductive patterns and a second interposition part covering one of the air gaps from the side. A smallest width of the second interposition part is smaller than a smallest width of the first interposition part.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A method of manufacturing a semiconductor device, the method comprising:
forming a stack structure including alternately stacked insulating layers and sacrificial layers; forming a trench penetrating the stack structure; replacing the sacrificial layers with conductive patterns; forming buffer patterns on sidewalls of the conductive patterns; forming air gaps by removing the insulating layers; and forming a slit insulating layer sealing the air gaps, wherein forming the slit insulating layer includes oxidizing the buffer patterns.
2 . The method of claim 1 , wherein forming the slit insulating layer includes:
forming a first insulating part by oxidizing the buffer patterns; and depositing a second insulating part on the first insulating part.
3 . The method of claim 1 , wherein forming the buffer patterns includes:
forming oxidation patterns on sidewalls of the insulating layers; and forming the buffer patterns between the oxidation patterns.
4 . The method of claim 3 , wherein forming the oxidation patterns includes selectively depositing the oxidation patterns on the sidewalls of the insulating layers.
5 . The method of claim 3 , wherein forming the oxidation patterns includes:
forming first recesses by removing a portion of each of the insulating layers through the trench; forming seed patterns in the first recesses; forming preliminary oxidation patterns on sidewalls of the seed patterns; and oxidizing the seed patterns and the preliminary oxidation patterns.
6 . The method of claim 5 , wherein the preliminary oxidation patterns are selectively formed on the sidewalls of the seed patterns.
7 . The method of claim 1 , further comprising:
forming a hole penetrating the stack structure; forming recesses by removing a portion of each of the insulating layers through the hole; forming protective patterns in the recesses; and forming a memory layer in the hole, wherein removing the insulating layers includes exposing the protective patterns.
8 . The method of claim 1 , further comprising:
forming a hole penetrating the stack structure; forming recesses by removing a portion of each of the insulating layers through the hole; forming a protective layer in the hole and the recesses; and forming a memory layer in the hole, wherein removing the insulating layers includes removing a portion of the protective layer.
9 . The method of claim 1 , wherein forming the buffer patterns includes forming the buffer patterns between the insulating layers.
10 . The method of claim 1 , wherein the buffer patterns include poly-silicon.
11 . The method of claim 1 , wherein the buffer patterns include nitride.Join the waitlist — get patent alerts
Track US2024038583A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.