Display device
Abstract
A display device includes: a substrate in which a transmission area, a display area, a non-display area and the display area, and a peripheral area are defined; pixels arranged on the display area; initialization gate lines and compensation gate lines extending along pixel rows; gate driving circuits disposed on the peripheral area; and gate connection lines disposed on the non-display area. A k-th gate driving circuit among the gate driving circuits simultaneously drives m-th and (m+1)-th initialization gate lines and n-th and (n+1)-th compensation gate lines. First portions of the n-th and (n+1)-th compensation gate lines and second portions of the n-th and (n+1)-th compensation gate lines, which are physically apart from each other by the transmission area, are electrically connected to each other through a first gate connection line among gate connection lines.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A display device comprising:
a substrate in which a transmission area, a display area surrounding at least a portion of the transmission area, a non-display area between the transmission area and the display area, and a peripheral area outside the display area are defined; a plurality of pixels arranged on the display area in pixel rows and pixel columns; a plurality of initialization gate lines and a plurality of compensation gate lines respectively extending along the pixel rows; a plurality of gate driving circuits disposed on the peripheral area and arranged in a direction of the pixel columns; and a plurality of gate connection lines disposed on the non-display area, wherein a k-th gate driving circuit among the plurality of gate driving circuits simultaneously drives m-th and (m+1)-th initialization gate lines among the plurality of initialization gate lines and n-th and (n+1)-th compensation gate lines among the plurality of compensation gate lines, each of the m-th and (m+1)-th initialization gate lines and each of the n-th and (n+1)-th compensation gate lines include a first portion and a second portion which are physically apart from each other by the transmission area, and the first portion and the second portion of each of the n-th and (n+1)-th compensation gate lines are electrically connected to each other through a first gate connection line among the plurality of gate connection lines, wherein k and n are a natural number, and m is a natural number greater than n+1.Join the waitlist — get patent alerts
Track US2023413624A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.