US2023378034A1PendingUtilityA1

Power stage package including flexible circuit and stacked die

Assignee: TEXAS INSTRUMENTS INCPriority: Oct 9, 2019Filed: Aug 1, 2023Published: Nov 23, 2023
Est. expiryOct 9, 2039(~13.2 yrs left)· nominal 20-yr term from priority
H10W 90/00H10W 72/50H10W 70/688H10W 70/685H10W 70/635H10W 70/614H10W 70/611H10W 20/20H10W 72/877H10W 72/073H10W 72/07236H10W 72/354H10W 72/353H10W 72/351H10W 72/325H10W 72/01325H10W 90/724H10W 72/252H10W 90/734H10W 70/65H10W 72/00H10W 90/701H10W 40/255H10W 74/114H10W 90/811H01L 23/49575H01L 25/0657H02M 3/156H01L 23/5389H01L 25/072H01L 23/5387H01L 25/165H01L 23/5383H01L 21/4885H01L 23/5384H01L 23/481H02M 1/0012H02M 7/003H02M 3/003H05K 1/147H05K 1/0306
70
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor package includes a substrate, a set of terminals protruding from a first surface of the substrate, a power stage physically and thermally coupled to the first surface of the substrate, and a flexible circuit including at least one circuit layer forming power stage conductors and control circuit conductors disposed on a flexible insulating substrate layer. The power stage is between the flexible circuit and the substrate and is mounted on a first surface of the flexible circuit such that the power stage is electrically connected to the power stage conductors. The package includes a die mounted on a second surface of the flexible circuit opposite the power stage. An output of the die is electrically connected to an input of the power stage via the control circuit conductors.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor package comprising:
 a substrate forming a first surface and a second surface that opposes the first surface;   a set of terminals of the semiconductor package attached to the first surface of the substrate via a conductive adhesive and protruding from the first surface of the substrate;   a gallium nitride die attached to the first surface of the substrate;   a flexible circuit on the gallium nitride die, the flexible circuit including at least one circuit layer disposed on a flexible insulating substrate layer;   a control die on a second surface of the flexible circuit opposite the gallium nitride die; and   mold compound covering portions of the substrate, the set of terminals, the gallium nitride die, the flexible circuit.   
     
     
         2 . The semiconductor package of  claim 1 , further comprising one or more passive components of a sensing circuit mounted on the second surface of the flexible circuit and electrically connected to the control die. 
     
     
         3 . The semiconductor package of  claim 1 , wherein the flexible circuit includes alignment features engaged with the set of terminals protruding from the substrate. 
     
     
         4 . The semiconductor package of  claim 1 , wherein the set of terminals protruding through the flexible circuit and the mold compound to an external portion of the semiconductor package. 
     
     
         5 . The semiconductor package of  claim 1 , wherein the flexible circuit includes a bend radius under 25 millimeters. 
     
     
         6 . The semiconductor package of  claim 1 , wherein the substrate is a direct bonded copper substrate including a ceramic base and a copper layer on the ceramic base, the gallium nitride die attached to the copper layer. 
     
     
         7 . The semiconductor package of  claim 1 , further comprising a thermal interface material between the gallium nitride die and the first surface of the substrate. 
     
     
         8 . The semiconductor package of  claim 1 , further comprising:
 a first set of solder bumps forming electrical connections between the gallium nitride die and the flexible circuit such that the gallium nitride die is mounted on the first surface of the flexible circuit in a first flipchip arrangement.   
     
     
         9 . The semiconductor package of  claim 1 , further comprising a heat sink physically and thermally coupled to a second surface of the substrate, the second surface of the substrate opposing the first surface of the substrate. 
     
     
         10 . A semiconductor package comprising:
 a substrate forming a first surface and a second surface that opposes the first surface;   a set of terminals of the semiconductor package attached to the first surface of the substrate via a conductive adhesive and protruding from the first surface of the substrate;   a first gallium nitride die and a second gallium nitride die attached to the first surface of the substrate;   a flexible circuit on the first gallium nitride die and the second gallium nitride die, the flexible circuit including at least one circuit layer disposed on a flexible insulating substrate layer, wherein a top surface of the flexible circuit includes two sections at different planes in a cross-sectional view of the semiconductor package; and   a control die on a second surface of the flexible circuit opposite the gallium nitride die; and   mold compound covering portions of the substrate, the set of terminals, the gallium nitride die, the flexible circuit.   
     
     
         11 . The semiconductor package of  claim 10 , further comprising one or more passive components of a sensing circuit mounted on the second surface of the flexible circuit and electrically connected to the control die. 
     
     
         12 . The semiconductor package of  claim 10 , wherein the flexible circuit includes alignment features engaged with the set of terminals protruding from the substrate. 
     
     
         13 . The semiconductor package of  claim 10 , wherein the set of terminals protruding through the flexible circuit and the mold compound to an external portion of the semiconductor package. 
     
     
         14 . The semiconductor package of  claim 10 , further comprising a heat sink physically and thermally coupled to a second surface of the substrate, the second surface of the substrate opposing the first surface of the substrate. 
     
     
         15 . The semiconductor package of  claim 10 , wherein the substrate is a direct bonded copper substrate including a ceramic base and a copper layer on the ceramic base, the first gallium nitride die and the second gallium nitride die attached to the copper layer.

Join the waitlist — get patent alerts

Track US2023378034A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.