US2023361091A1PendingUtilityA1
Electronic package and manufacturing method thereof
Assignee: SILICONWARE PRECISION INDUSTRIES CO LTDPriority: Nov 12, 2020Filed: Jul 11, 2023Published: Nov 9, 2023
Est. expiryNov 12, 2040(~14.3 yrs left)· nominal 20-yr term from priority
Inventors:Wei-Jhen ChenChih-Hsun HsuYuan-Hung HsuChih-Nan LinChang-Fu LinDon-Son JiangChih-Ming HuangYi-Hsin Chen
H10W 70/618H10W 74/00H10W 72/073H10W 70/099H10W 72/072H10W 90/754H10W 72/874H10W 74/15H10W 72/942H10W 72/29H10W 72/9413H10W 90/00H10W 72/0198H10W 72/07307H10W 72/07207H10W 70/60H10W 70/6528H10W 90/724H10W 72/252H10W 72/222H10W 72/241H10W 90/734H10W 70/09H10P 72/743H10P 72/74H10W 90/722H10W 74/142H10W 72/07236H10W 74/131H10W 74/016H10W 74/012H10W 70/685H10W 70/093H10W 70/05H10W 70/611H10W 90/401H10W 70/614H10W 90/701H10W 74/019H10W 74/014H10P 72/7424H10P 72/7436H10W 95/00H10W 70/65H10W 74/111H01L 25/105H01L 23/49822H01L 24/16H01L 24/32H01L 24/73H01L 24/81H01L 21/565H01L 2225/1035H01L 2225/1041H01L 2225/1058H01L 2225/107H01L 2224/16227H01L 2224/16238H01L 2224/32225H01L 2224/81801H01L 2924/182H01L 2224/73204
68
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
An electronic package and a manufacturing method thereof, which embeds an electronic structure acting as an auxiliary functional component and a plurality of conductive pillars in an encapsulation layer, and disposes an electronic component on the encapsulation layer, so as to facilitate electrical transmission with the electronic component in a close range.
Claims
exact text as granted — not AI-modified1 .- 11 . (canceled)
12 . A method of manufacturing an electronic package, comprising:
providing an electronic body having a first side and a second side opposite to each other, and including a base and a circuit portion formed on the base, wherein the second side is defined by the base, and the first side is defined by the circuit portion, and the base includes a plurality of conductive vias electrically connected to the circuit portion and exposed from the second side; forming a plurality of first conductors and second conductors on the first side and the second side of the electronic body, respectively, wherein the first conductors are electrically connected to the circuit portion, and the second conductors are electrically connected with the conductive vias; forming a bonding layer and an insulating layer on the first side and the second side of the electronic body, respectively, wherein the first conductors are covered by the bonding layer, and the second conductors are covered by the insulating layer to form an electronic structure; disposing the electronic structure on a carrier with the bonding layer thereof, a plurality of conductive pillars being formed on the carrier; forming an encapsulation layer on the carrier to cover the electronic structure and the conductive pillars, wherein the encapsulation layer has a first surface and a second surface opposite to each other, and the encapsulation layer is bonded to the carrier at the first surface thereof; and removing the carrier.
13 . The method of claim 12 , wherein the base of the electronic body is a silicon material.
14 . The method of claim 12 , wherein the first conductors are metal pillars or solder materials.
15 . The method of claim 12 , further comprising, before disposing the electronic structure on the carrier, forming auxiliary conductors on the first conductors with the auxiliary conductors being covered by the bonding layer.
16 . The method of claim 12 , further comprising, before disposing the electronic structure on the carrier, exposing the first conductors from the bonding layer.
17 . The method of claim 12 , wherein the second surface of the encapsulation layer is flush with ends of the conductive pillars, the insulating layer or the second conductors.
18 . The method of claim 12 , wherein ends of the conductive pillars, the insulating layer or the second conductors are exposed from the second surface of the encapsulation layer.
19 . The method of claim 12 , further comprising, after removing the carrier, forming a circuit structure on the first surface of the encapsulation layer to electrically connect the circuit structure with the electronic structure and the plurality of conductive pillars.
20 . The method of claim 19 , wherein the first conductors are electrically connected with the circuit structure through conductive bumps.
21 .- 25 . (canceled)Join the waitlist — get patent alerts
Track US2023361091A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.