US2023352385A1PendingUtilityA1
Electronic device including a lateral trace
Est. expirySep 7, 2038(~12.1 yrs left)· nominal 20-yr term from priority
H10W 90/724H10W 72/07254H10W 72/247H10W 70/635H10W 70/614H10W 70/611H10W 70/685H01L 23/49822H01L 23/5389H01L 23/5383H01L 23/5384H01L 2224/16225H01L 2224/17181
73
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
An electronic device may include a substrate, and the substrate may include one or more layers. The one or more layers may include a first dielectric material and one or more electrical traces. A cavity may be defined in the substrate, and the cavity may be adapted to receive one or more electrical components. One or more lateral traces may extend through a wall of the cavity. The lateral traces may provide electrical communication pathways between the substrate and the electrical components.
Claims
exact text as granted — not AI-modified1 . A substrate for an electronic device, comprising:
one or more layers including a dielectric material; a first cavity wall adjacent a first cavity in the one or more layers, the first cavity adapted to receive a first electrical component; a second cavity wall adjacent a second cavity in the one or more layers, the second cavity adapted to receive a second electrical component; a first electrical interconnect located in the first cavity, the first electrical interconnect configured to couple with the first electrical component; a second electrical interconnect located in the second cavity, the second electrical interconnect configured to couple with the second electrical component; a first lateral trace coupled between the first electrical interconnect and the second electrical interconnect, wherein:
the first lateral trace extends through the first wall of the first cavity;
the second lateral trace extends through the second wall of the second cavity; and
the first lateral trace facilitates electrical communication between the first electrical interconnect and the second electrical interconnect; and
a third electrical interconnect exposed on a surface of the substrate.
2 .- 25 . (canceled)Join the waitlist — get patent alerts
Track US2023352385A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.