US2023282254A1PendingUtilityA1
Method for dynamically resizing instruction memory and data memory in system and associated system
Est. expiryMar 4, 2042(~15.6 yrs left)· nominal 20-yr term from priority
G11C 11/417G11C 7/1045G11C 7/20G06F 12/06G11C 7/1096G11C 7/1063
28
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A method for dynamically resizing an instruction memory and a data memory in a system includes: defining, by a memory control circuit, a plurality of memory selection modes; selecting a memory selection mode from the plurality of memory selection modes, and writing the memory selection mode into a firmware control register; and redistributing, by the memory control circuit, a plurality of memory cells in the instruction memory and a plurality of memory cells in the data memory according to the memory selection mode stored in the firmware control register.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A method for dynamically resizing an instruction memory and a data memory in a system, comprising:
defining, by a memory control circuit, a plurality of memory selection modes; selecting a memory selection mode from the plurality of memory selection modes, and writing the memory selection mode into a firmware control register; and redistributing, by the memory control circuit, a plurality of memory cells in the instruction memory and a plurality of memory cells in the data memory according to the memory selection mode stored in the firmware control register.
2 . The method of claim 1 , wherein in response to the system being powered on, the instruction memory and the data memory are dynamically resized during process of a read-only memory of the system.
3 . The method of claim 2 , wherein a size of the data memory is increased and a size of the instruction memory is decreased.
4 . The method of claim 1 , wherein in response to a firmware of the system running, the instruction memory and the data memory are dynamically resized during process of a random access memory of the system.
5 . The method of claim 1 , wherein selecting the memory selection mode from the plurality of memory selection modes comprises:
according to an application of the system, selecting the memory selection mode from the plurality of memory selection modes.
6 . The method of claim 5 , wherein a size of the instruction memory is increased and a size of the data memory is decreased.
7 . The method of claim 5 , wherein a size of the instruction memory is decreased and a size of the data memory is increased.
8 . The method of claim 1 , wherein redistributing, by the memory control circuit, the plurality of memory cells in the instruction memory and the plurality of memory cells in the data memory according to the memory selection mode stored in the firmware control register comprises:
distributing a part of memory cells of one of the instruction memory and the data memory to another of the instruction memory and the data memory.
9 . The method of claim 1 , further comprising:
maintaining, by a plurality of address decoders, continuity of addresses of the plurality of memory cells in the instruction memory and continuity of addresses of the plurality of memory cells in the data memory.
10 . A system for dynamically resizing an instruction memory and a data memory, comprising:
a memory control circuit, arranged to define a plurality of memory selection modes, and redistribute a plurality of memory cells in the instruction memory and a plurality of memory cells in the data memory according to a memory selection mode stored in a firmware control register; and the firmware control register, arranged to store the memory selection mode selected from the plurality of memory selection modes.Join the waitlist — get patent alerts
Track US2023282254A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.