US2023122094A1PendingUtilityA1

Storage system, method, and apparatus for fast io on pcie devices

Assignee: SAMSUNG ELECTRONICS CO LTDPriority: May 25, 2016Filed: Dec 19, 2022Published: Apr 20, 2023
Est. expiryMay 25, 2036(~9.8 yrs left)· nominal 20-yr term from priority
G06F 13/4282G06F 13/28G06F 12/0811G06F 13/42G06F 2212/283G06F 2213/0026
71
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Embodiments of systems and methods for fast input/output (IO) on PCIE devices are described. Such methods include receiving an IO request from a user or application, the IO request comprising instructions for communicating data with a host system, the host system comprising a processing device and a memory device, analyzing information from the IO request in an IO block analyzer to select one of a plurality of communication paths for communicating the data with the host system, defining a routing instruction in a transfer routing information transmitter in response to the selected communication path, communicating the routing instruction in a Transaction Layer Packet (TLP) to an integrated IO (IIO) module of the host system routing the data from the peripheral device to either the processing device or the memory device according to the routing instruction with a data transfer router.

Claims

exact text as granted — not AI-modified
1 . A method for data processing comprising:
 receiving a request, the request comprising instructions for communicating data between a device and a system, the system comprising a processing device and a memory device;   determining, based on the request, a communication path for communicating the data with the system, wherein the communication path is selected from a first communication path for communicating the data from the device to the processing device and a second communication path for communicating the data from the device to the memory device;   generating a routing instruction based on the communication path;   associating the routing instruction with a packet;   communicating the packet to the system; and   routing the data from the device to one of the processing device and the memory device according to the routing instruction.

Join the waitlist — get patent alerts

Track US2023122094A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.