US2023036133A1PendingUtilityA1

Multi-layered ceramic capacitor

Assignee: SAMSUNG ELECTRO MECHPriority: Jul 17, 2019Filed: Sep 27, 2022Published: Feb 2, 2023
Est. expiryJul 17, 2039(~13 yrs left)· nominal 20-yr term from priority
H01G 4/1209H01G 4/30H01G 4/1218H01G 2/02H01G 4/302H01G 4/012H01G 4/12H01G 4/005H01G 4/35
76
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A multilayer ceramic capacitor includes a body including a dielectric layer and first and second internal electrodes having different sizes to each other, and having first and second surfaces of the first and second internal electrodes, opposing each other in a stacking direction, third and fourth surfaces connected to the first and second surfaces and opposing each other, and fifth and sixth surfaces connected to the first and second surfaces and connected to the third and fourth surfaces, and opposing each other; and first and second external electrodes. When a margin of the first internal electrode in a longitudinal direction is b, and a margin of the first internal electrode in a width direction is d, a margin of the second internal electrode in a longitudinal direction is a, and a margin of the second internal electrode in a width direction is c, a ratio (a/b) of the margin (a) of the second internal electrode in the longitudinal direction to the margin (b) of the first internal electrode in the longitudinal direction is 0.33 or more (where, a>0 and b>0) or a ratio (c/d) of the margin (c) of the second internal electrode in the width direction to the margin (d) of the first internal electrode in the width direction is 0.33 or more (where, c>0 and d>0).

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A multilayer ceramic capacitor, comprising:
 a body including a dielectric layer and first internal electrodes and second internal electrodes having different sizes to each other, and having first and second surfaces opposing each other in a stacking direction, third and fourth surfaces connected to the first and second surfaces and opposing each other, and fifth and sixth surfaces connected to the first and second surfaces and connected to the third and fourth surfaces, and opposing each other; and   first and second external electrodes,   wherein when a margin of at least two of the first internal electrodes in a longitudinal direction is b, and a margin of a second internal electrode, among the second internal electrodes, in a longitudinal direction is a, a ratio (a/b) is 1 or less and 0.33 or more (where, a>0 and b>0),   wherein an average thickness of the first and second internal electrodes is 0.4 μm or less.   
     
     
         2 . The multilayer ceramic capacitor of  claim 1 , wherein the ratio (a/b) is 0.67 or less. 
     
     
         3 . The multilayer ceramic capacitor of  claim 1 , wherein a difference (b-a) between the margin (b) and the margin (a) is 10 μm or more. 
     
     
         4 . The multilayer ceramic capacitor of  claim 1 , wherein a margin of the at least two of the first internal electrodes in a width direction is different than a corresponding margin of the second internal electrode in the width direction. 
     
     
         5 . The multilayer ceramic capacitor of  claim 1 , wherein the first and second internal electrodes are connected to the third and fourth surfaces of the body, respectively, and
 the first and second external electrodes are disposed on the third and fourth surfaces of the body to contact the first and second internal electrodes, respectively.   
     
     
         6 . The multilayer ceramic capacitor of  claim 1 , wherein the first and second internal electrodes are connected to the fifth and sixth surfaces of the body, respectively, and
 the first and second external electrodes are disposed on the fifth and sixth surfaces of the body to contact the first and second internal electrodes, respectively.   
     
     
         7 . The multilayer ceramic capacitor of  claim 1 , further comprising a third external electrode,
 wherein the first internal electrodes are connected to the third surface or the fourth surface of the body,   the second internal electrode is disposed to be connected to the fifth and sixth surfaces of the body,   the first external electrode is disposed on the third surface of the body,   the second external electrode is disposed on the fourth surface of the body, and   the third external electrode is connected to the second internal electrode and is disposed on the first, second, fifth, and sixth surfaces of the body.   
     
     
         8 . The multilayer ceramic capacitor of  claim 1 , further comprising a third external electrode,
 wherein the first internal electrodes are connected to the third and fourth surfaces of the body,   the second internal electrode is disposed to be connected to the fifth and sixth surfaces of the body,   the first and second external electrodes are disposed on the third and fourth surfaces of the body, respectively, and are connected to the first internal electrodes, and   the third external electrode is connected to the second internal electrode, and is disposed on the first, second, fifth, and sixth surfaces of the body.   
     
     
         9 . The multilayer ceramic capacitor of  claim 1 , wherein when a margin of at least two of the first internal electrodes in a width direction is d, and a margin of the second internal electrode in a width direction is c, a ratio (c/d) is 0.33 or more (where, c>0 and d>0). 
     
     
         10 . A multilayer ceramic capacitor, comprising:
 a body including a dielectric layer and first internal electrodes and second internal electrodes having different sizes to each other, and having first and second surfaces opposing each other in a stacking direction, third and fourth surfaces connected to the first and second surfaces and opposing each other, and fifth and sixth surfaces connected to the first and second surfaces and connected to the third and fourth surfaces, and opposing each other; and   first, second, and third external electrodes,   wherein when a margin of at least two of the first internal electrodes in a width direction is d, and a corresponding margin of a second internal electrode, among the second internal electrodes, in a width direction is c, a ratio (c/d) is less than 1 and 0.33 or more (where, c>0 and d>0),   wherein an average thickness of the first and second internal electrodes is 0.4 μm or less.   
     
     
         11 . The multilayer ceramic capacitor of  claim 10 , the first internal electrodes are connected to the third surface or the fourth surface of the body,
 the second internal electrode is disposed to be connected to the fifth and sixth surfaces of the body,   the first external electrode is disposed on the third surface of the body,   the second external electrode is disposed on the fourth surface of the body, and   the third external electrode is connected to the second internal electrode and is disposed on the first, second, fifth, and sixth surfaces of the body.   
     
     
         12 . The multilayer ceramic capacitor of  claim 10 , wherein the ratio (c/d) is 0.67 or less. 
     
     
         13 . The multilayer ceramic capacitor of  claim 10 , wherein a difference (d-c) between the margin (d) and the margin (c) is 10 μm or more. 
     
     
         14 . The multilayer ceramic capacitor of  claim 10 , further comprising a third internal electrode,
 wherein the first internal electrodes are connected to the third surface of the body and are disposed to contact the first external electrode, and   the third internal electrode is connected to the fourth surface of the body and is disposed to contact the second external electrode.   
     
     
         15 . The multilayer ceramic capacitor of  claim 1 , wherein the first and second internal electrodes are connected to the third and fourth surfaces of the body, respectively, and
 the first and second external electrodes are disposed on the third and fourth surfaces of the body to contact the first and second internal electrodes, respectively.   
     
     
         16 . The multilayer ceramic capacitor of  claim 10 , wherein when a margin of at least two of the first internal electrodes in a longitudinal direction is b, and a margin of the second internal electrode in a longitudinal direction is a, a ratio (a/b) is 0.33 or more (where, a>0 and b>0). 
     
     
         17 . A multilayer ceramic capacitor comprising:
 a body including first internal electrodes and second internal electrodes having a different size than the first internal electrodes stacked in a thickness direction with dielectric layers disposed therebetween, and having first and second surfaces opposing each other in the thickness direction; and   a first external electrode connecting the second internal electrodes and a second external electrode connecting the first internal electrodes,   wherein one or both of ratios a/b or c/d are 1 or less and 0.33 or more,   wherein   a is a distance between an end of a second internal electrode and an end of the dielectric layer taken in a longitudinal direction perpendicular to the thickness direction,   b is a distance between an end of at least two of the first internal electrodes and an end of the dielectric layer taken in the longitudinal direction,   c is a distance between an end of a second internal electrode and an end of the dielectric layer taken in a width direction perpendicular to the thickness direction and the longitudinal direction, and   d is a distance between an end of at least two of the first internal electrodes and an end of the dielectric layer taken in the width direction,   where all of a, b, c, and d are greater than zero,   wherein an average thickness of the first and second internal electrodes is 0.4 μm or less.   
     
     
         18 . The multilayer ceramic capacitor of  claim 17 , wherein a margin of at least one of the first internal electrodes in the width direction is different than a corresponding margin of at least one of the second internal electrodes in the width direction. 
     
     
         19 . The multilayer ceramic capacitor of  claim 17 , wherein both of a/b and c/d are in a range from 0.33 to 1. 
     
     
         20 . The multilayer ceramic capacitor of  claim 17 , wherein one or both of (b-a) or (d-c) is 10 μm or more. 
     
     
         21 . The multilayer ceramic capacitor of  claim 17 , wherein one or both of a/b and c/d are in a range from 0.33 to 0.667.

Join the waitlist — get patent alerts

Track US2023036133A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.