US2022400080A1PendingUtilityA1

Packet processing apparatus and packet processing method

Assignee: FUJITSU LTDPriority: Jun 11, 2021Filed: Feb 16, 2022Published: Dec 15, 2022
Est. expiryJun 11, 2041(~14.9 yrs left)· nominal 20-yr term from priority
Inventors:Nagao Shimada
H04L 47/41H04L 47/24
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A packet processing apparatus includes: a plurality of storages configured to store packets for each high priority flow or low priority flow for each output port in the same group; a gate configured to open and close output of each storage; and a processor configured to: control opening and closing of the gate to preferentially output high priority packets of the high priority flow on the basis of gate information that controls the gate; calculate, for each output port, the theoretical number of collisions of the high priority packets in which arrival timings overlap between the high priority packets; distribute a high priority flow of a collision to another output port in the same group by a link aggregation scheme such that the theoretical number of collisions is reduced; and update contents of the gate information based on distribution contents.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A packet processing apparatus comprising:
 a plurality of storages configured to store packets for each high priority flow or low priority flow for each output port in the same group;   a gate configured to open and close output of each storage; and   a processor configured to:   control opening and closing of the gate to preferentially output high priority packets of the high priority flow on the basis of gate information that controls the gate;   calculate, for each output port, the theoretical number of collisions of the high priority packets in which arrival timings overlap between the high priority packets;   distribute a high priority flow of a collision to another output port in the same group by a link aggregation scheme such that the theoretical number of collisions is reduced; and   update contents of the gate information based on distribution contents.   
     
     
         2 . The packet processing apparatus according to  claim 1 , wherein
 the processor   calculates, when an update timing of the gate information is detected, the theoretical number of collisions of high priority packets in which arrival timings overlap between the high priority packets, for each output port.   
     
     
         3 . The packet processing apparatus according to  claim 2 , wherein
 port distribution information that manages an output port as a distribution destination is stored in a storage for each high priority flow, and   the processor   updates, on the basis of the distribution contents, contents of the port distribution information to contents related to the corresponding output port after the distribution associated with the high priority flow after the distribution.   
     
     
         4 . The packet processing apparatus according to  claim 1 , wherein
 the processor:   selects an output port that has the maximum calculated number of collisions;   selects a high priority flow of a collision to be distributed from the output port; and   distributes the high priority flow of the collision to another output port in the same group.   
     
     
         5 . The packet processing apparatus according to  claim 1 , wherein
 the processor   updates, based on the distribution contents of the output port after the distribution, the contents of the gate information in a case where the theoretical number of collisions at the corresponding output port after the distribution is less than the theoretical number of collisions at the output port before the distribution.   
     
     
         6 . A packet processing method comprising:
 controlling, by a computer, opening and closing of a gate, which opens and closes output of each of a plurality of storages which store packets for each high priority flow or low priority flow for each output port in the same group, to preferentially output high priority packets of the high priority flow on the basis of gate information that controls the gate;   calculating, for each output port, the theoretical number of collisions of the high priority packets in which arrival timings overlap between the high priority packets;   distributing a high priority flow of a collision to another output port in the same group by a link aggregation scheme such that the theoretical number of collisions is reduced; and   updating contents of the gate information based on distribution contents.

Join the waitlist — get patent alerts

Track US2022400080A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.