US2022084884A1PendingUtilityA1

Semiconductor structure and method of forming the same

Assignee: NANYA TECHNOLOGY CORPPriority: Sep 15, 2020Filed: Sep 15, 2020Published: Mar 17, 2022
Est. expirySep 15, 2040(~14.1 yrs left)· nominal 20-yr term from priority
H10W 90/732H10W 72/07353H10W 72/07331H10W 72/01353H10W 72/334H10W 20/076H10W 20/20H10W 20/0238H10W 20/2134H10W 20/2125H10W 20/0242H10W 20/0234H10W 20/0253H10W 90/297H10W 72/0198H10W 90/00H10W 20/0765H10W 72/073H10W 72/353H10W 72/342H10W 20/023H01L 2224/32145H01L 23/481H01L 24/32H01L 24/83H01L 2224/83896H01L 21/76831H01L 2224/32057H01L 21/76898H01L 2224/83931
60
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of forming a semiconductor structure includes following steps. A first wafer is bonded to a second wafer, in which the first wafer includes a first substrate and a first conductive pad above a first surface of the first substrate, and the second wafer comprises a second substrate and a second conductive pad above a second surface of the second substrate. A mask layer is formed above the first substrate. The mask layer and the first substrate are etched to form a first opening in the first substrate. A sacrificial spacer is formed in the first substrate at a sidewall of the first opening. The first conductive pad is etched to form a second opening communicated to the first opening. A conductive material is filled in the first opening and the second opening to form a conductive structure interconnecting the first and second conductive pads.

Claims

exact text as granted — not AI-modified
1 - 15 . (canceled) 
     
     
         16 . A semiconductor structure, comprising:
 a first wafer comprising:
 a first substrate having a first surface; and 
 a first conductive pad above the first surface of the first substrate; 
   a second wafer above the first surface of the first substrate of the first wafer, and the second wafer comprises a second conductive pad;   a conductive structure in the first substrate of the first wafer and extending upward from the second conductive pad, wherein the conductive structure has a top portion in contact with the first conductive pad and a bottom portion in contact with the second conductive pad; and   a liner layer has a first portion and a second portion apart from the first portion, wherein the first portion of the liner layer is between the first conductive pad and the conductive structure and a top surface of the first portion of the liner layer is substantially coplanar with a top surface of the first conductive pad.   
     
     
         17 . The semiconductor structure of  claim 16 , wherein the first conductive pad and the second conductive pad are aluminum conductive pads. 
     
     
         18 . The semiconductor structure of  claim 16 , wherein the top portion of the conductive structure has a width greater than that of the bottom portion of the conductive structure. 
     
     
         19 . The semiconductor structure of  claim 16 , further comprises:
 a bonding layer between the first wafer and the second wafer, and the bonding layer is in contact with the first conductive pad and the second conductive pad.   
     
     
         20 . The semiconductor structure of  claim 19 , wherein the first portion of the liner layer is further on a sidewall of the bonding layer.

Join the waitlist — get patent alerts

Track US2022084884A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.