US2022059686A1PendingUtilityA1

Method for fabricating semiconductor device with porous dielectric structure

Assignee: NANYA TECHNOLOGY CORPPriority: Jan 23, 2020Filed: Nov 1, 2021Published: Feb 24, 2022
Est. expiryJan 23, 2040(~13.5 yrs left)· nominal 20-yr term from priority
Inventors:Hung-Chi Tsai
H10P 14/665H10D 64/679H10D 30/6219H10D 30/0243H10D 30/024H10D 30/62H10D 84/038H10D 84/0158H10D 84/834H01L 29/41791H01L 29/4991H01L 29/6681H01L 29/785
63
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present application discloses a method for fabricating a semiconductor device. The method includes providing a substrate; forming two conductive features apart from each other over the substrate; forming a porous middle layer positioned between the two conductive features and adjacent to the two conductive features; depositing an energy-removable material between the two conductive features and adjacent to the two conductive features; and performing an energy treatment to transform the energy-removable material into a porous middle layer. The porosity of the porous middle layer is between about 25% and about 100%.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method for fabricating a semiconductor device, comprising:
 providing a substrate;   forming two conductive features apart from each other over the substrate;   forming a porous middle layer positioned between the two conductive features and adjacent to the two conductive features;   depositing an energy-removable material between the two conductive features and adjacent to the two conductive features; and   performing an energy treatment to transform the energy-removable material into a porous middle layer;   wherein a porosity of the porous middle layer is between about 25% and about 100%.   
     
     
         2 . The method for fabricating the semiconductor device of  claim 1 , wherein the energy-removable material comprises a base material and a decomposable porogen material. 
     
     
         3 . The method for fabricating the semiconductor device of  claim 2 , wherein an energy source of the energy treatment is heat, light, or a combination thereof. 
     
     
         4 . The method for fabricating the semiconductor device of  claim 3 , wherein the base material comprises methylsilsesquioxane or silicon oxide. 
     
     
         5 . The method for fabricating the semiconductor device of  claim 4 , further comprising forming a first stop layer on the substrate, wherein the first stop layer has a thickness between about 1 nm and about 50 nm. 
     
     
         6 . The method for fabricating the semiconductor device of  claim 5 , further comprising forming a plurality of fins on the first stop layer.

Join the waitlist — get patent alerts

Track US2022059686A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.