US2022043271A1PendingUtilityA1

Light emitting display

Assignee: INTEL CORPPriority: Mar 30, 2017Filed: Oct 20, 2021Published: Feb 10, 2022
Est. expiryMar 30, 2037(~10.7 yrs left)· nominal 20-yr term from priority
H10P 90/00H10P 14/29H10P 14/20H10P 14/00H10W 90/00H10K 59/80524G02B 27/0172H10H 20/857H10H 29/142H10H 29/14H10H 20/0137G09G 3/32G02B 2027/0178G02B 27/017H01L 27/32H01L 21/02104H01L 21/02365H01L 21/02367H01L 27/156H01L 33/62H01L 27/3211H01L 27/3206H01L 33/0075H01L 27/3241H01L 27/153H01L 21/02002H10K 59/35H10K 59/32H10K 59/30
65
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Embodiments of the present disclosure describe light emitting displays having a light emitter layer that includes an array of light emitters and a wafer having a driving circuit coupled with the light emitter layer, computing devices incorporating the light emitting displays, methods for formation of the light emitting displays, and associated configurations. A light emitting display may include a light emitter layer that includes an array of light emitters and a wafer coupled with the light emitter layer, where the wafer includes a driving circuit formed thereon to drive the light emitters. Other embodiments may be described and/or claimed.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A display apparatus comprising:
 a first substrate, the first substrate comprising:   a first dielectric layer;   a light emitter layer on the first dielectric layer, wherein the light emitter layer includes an array of light emitters; wherein the light emitter layer comprises indium; and   a first plurality of metal regions disposed in the first dielectric layer, wherein each of the first plurality of metal regions is disposed underneath, and coupled with, respective light emitters of the array of light emitters; and   a second substrate disposed on the first substrate, the second substrate comprising:
 a second dielectric layer; 
 a plurality of vias provided through the second dielectric layer; 
 a third dielectric layer on the second dielectric layer; 
 a second plurality of metal regions disposed in the third dielectric layer, wherein each of the plurality of vias is coupled with a respective one of the second plurality of metal regions; and 
 circuitry to drive the array of light emitters, 
 wherein the first substrate is bonded to the second substrate such that each of the first plurality of metal regions is coupled with a respective one of the second plurality of metal regions through metal-to-metal bonds. 
   
     
     
         2 . The display apparatus of  claim 1 , wherein the light emitter layer further comprises at least one of gallium or nitrogen. 
     
     
         3 . The display apparatus of  claim 1 , wherein the light emitter layer comprises indium, gallium and nitrogen. 
     
     
         4 . The display apparatus of  claim 1 , wherein the second substrate further comprises at least one of silicon or aluminum. 
     
     
         5 . The display apparatus of  claim 1 , wherein the second substrate further comprises a fourth dielectric layer including aluminum and nitrogen. 
     
     
         6 . The display apparatus of  claim 1 , wherein the light emitter layer includes a transparent electrode layer. 
     
     
         7 . The display apparatus of  claim 1 , wherein the light emitters comprises diodes. 
     
     
         8 . The display apparatus of  claim 1 , wherein the circuitry comprises complementary metal oxide semiconductor (CMOS) transistors or thin film transistors (TFTs). 
     
     
         9 . The display apparatus of  claim 1 , wherein at least two LEDs of the array of LEDs are spaced within 5 micrometers of each other. 
     
     
         10 . A display system comprising:
 a mount to be positioned on a head of a user; and   a display coupled to the mount, wherein the display includes:
 a first substrate, wherein the first substrate includes: 
 a first dielectric layer; 
 a light emitter layer on the first dielectric layer, wherein the light emitter layer includes an array of light emitters; wherein the light emitter layer comprises indium; and 
 a first plurality of metal regions disposed in the first dielectric layer, wherein each of the first plurality of metal regions is disposed underneath, and coupled with, respective light emitters of the array of light emitters; and 
 a second substrate disposed on the first substrate, wherein the second substrate includes:
 a second dielectric layer; 
 a plurality of vias provided through the second dielectric layer; 
 a third dielectric layer on the second dielectric layer; 
 a second plurality of metal regions disposed in the third dielectric layer, wherein each of the plurality of vias is coupled with a respective one of the second plurality of metal regions; and 
 circuitry to drive the array of light emitters, 
 
 wherein the first substrate is bonded to the second substrate such that each of the first plurality of metal regions is coupled with a respective one of the second plurality of metal regions through metal-to-metal bonds. 
   
     
     
         11 . The display system of  claim 10 , wherein the light emitter layer further comprises at least one of gallium or nitrogen. 
     
     
         12 . The display system of  claim 10 , wherein the light emitter layer comprises indium, gallium and nitrogen. 
     
     
         13 . The display system of  claim 10 , wherein the second substrate further comprises at least one of silicon or aluminum. 
     
     
         14 . The display system of  claim 10 , wherein the second substrate further comprises a fourth dielectric layer including aluminum and nitrogen. 
     
     
         15 . The display system of  claim 10 , wherein at least two LEDs of the array of LEDs are spaced within 5 micrometers of each other. 
     
     
         16 . An apparatus comprising:
 a first substrate comprising:   an array of light emitting diodes (LEDs), wherein the LEDs comprise indium, gallium, and nitrogen; and   a layer coupled to the array of LEDs, the layer comprising aluminum and nitrogen; and   a second substrate bonded to the first substrate, wherein the second substrate includes circuitry conductively coupled to the array of LEDs,   
       wherein the circuitry comprises complementary metal oxide semiconductor (CMOS) transistors or thin film transistors (TFTs). 
     
     
         17 . The apparatus of  claim 16 , wherein a layer is a first layer, wherein the second substrate further includes a second layer comprising aluminum and nitrogen. 
     
     
         18 . The apparatus of  claim 16 , wherein the first substrate further comprises a transparent electrode layer coupled to the array of LEDs. 
     
     
         19 . The apparatus of  claim 16 , wherein one or both of the first substrate and the second substrate comprises one of silicon, aluminum and oxygen, silicon and carbon, or gallium and nitrogen. 
     
     
         20 . The apparatus of  claim 16 , wherein at least two LEDs of the array of LEDs are spaced within 5 micrometers of each other.

Join the waitlist — get patent alerts

Track US2022043271A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.