US2021167188A1PendingUtilityA1

Process of forming high electron mobility transistor (hemt) and hemt formed by the same

Assignee: SEDI INCPriority: Sep 12, 2017Filed: Dec 10, 2020Published: Jun 3, 2021
Est. expirySep 12, 2037(~11.1 yrs left)· nominal 20-yr term from priority
H10P 50/283H10P 50/268H10P 50/262H10P 50/73H10P 14/69433H10P 14/69215H10P 14/6336H10P 14/6334H10D 64/0125H10D 64/0124H10D 62/854H10D 30/4738H10D 64/411H10D 64/64H10D 62/85H10D 30/6738H10D 30/675H10D 30/015H01L 21/02274H01L 29/7785H01L 21/32137H01L 21/28581H01L 21/32131H01L 29/475H01L 21/31116H01L 21/02271H01L 29/42316H01L 21/0217H01L 29/66462H01L 29/20H01L 21/28587H01L 21/02164H01L 21/31144
65
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A process of forming a field effect transistor (FET) of a type of high electron mobility transistor (HEMT) reducing damages caused in a semiconductor layer is disclosed. The process carries out steps of: (a) depositing an insulating film on a semiconductor stack; (b) depositing a conductive film on the insulating film; (c) forming an opening in the conductive film and the insulating film by a dry-etching using ions of reactive gas to expose a surface of the semiconductor stack; and (d) forming a gate electrode to be in contact with the surface of the semiconductor stack through the opening, the gate electrode filling the opening in the conductive film and the insulating film.

Claims

exact text as granted — not AI-modified
1 - 19 . (canceled) 
     
     
         20 . A semiconductor device being a type of high electron mobility transistor (HEMT), comprising:
 a semiconductor layer on a substrate;   an insulating film on the semiconductor layer, the insulating film having an opening;   a gate electrode in contact with a surface of the semiconductor layer through the opening, the gate electrode filling the opening and extending in peripheries of the opening of the insulating film; and   a conductive film provided between the insulating film and a portion of the gate electrode in the peripheries of the opening,   wherein the gate electrode includes a Schottky metal in contact with the semiconductor layer and a cover metal provided on the Schottky metal, the Schottky metal having a portion around the opening that covers the conductive film thereunder, and   wherein the conductive film is made of pure tantalum (Ta) or pure tungsten (W).   
     
     
         21 . The semiconductor device according to  claim 20 ,
 wherein the conductive film has a thickness smaller than or equal to a thickness of the Schottky metal.   
     
     
         22 . The semiconductor device according to  claim 20 ,
 wherein the Schottky metal and the conductive film are made of tungsten silicide (WSi).   
     
     
         23 . The semiconductor device according to  claim 20 ,
 wherein the insulating film includes a first film made of silicon nitride (SiN) in contact with the semiconductor layer, and a second film made of silicon oxide (Si02) provided on the first film.   
     
     
         24 . The semiconductor device according to  claim 23 ,
 wherein the SiN film has a thickness of 30±5 nm, and the Si02 film has a thickness of 300±30 nm.   
     
     
         25 . A semiconductor device type of high electron mobility transistor (HEMT), comprising:
 a semiconductor layer on a substrate;   an insulating film on the semiconductor layer, the insulating film having an opening;   a gate electrode in contact with a surface of the semiconductor layer through the opening, the gate electrode filling the opening and extending in peripheries of the opening of the insulating film; and   a conductive film provided between the insulating film and a portion of the gate electrode in the peripheries of the opening,   wherein the conductive film is made of pure tantalum (Ta) or pure tungsten (W).

Join the waitlist — get patent alerts

Track US2021167188A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.