US2021105893A1PendingUtilityA1

Circuit board

50
Assignee: PEGATRON CORPPriority: Aug 23, 2017Filed: Dec 17, 2020Published: Apr 8, 2021
Est. expiryAug 23, 2037(~11.1 yrs left)· nominal 20-yr term from priority
Inventors:Te-Yu Liao
H05K 2201/09236H05K 2201/09409H05K 1/0245H05K 1/0216H01R 13/6461H05K 1/114H05K 1/11H05K 1/0228
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A circuit board is provided. The circuit board includes a first pin row, a second pin row and a plurality of signal vias. The first pin row includes a first side and a second side opposite to each other. The second pin row includes a first side and a second side opposite to each other. A plurality of traces of the circuit board are electrically connected to a plurality of pins of the first pin row and a plurality of pins of the second pin row respectively through the signal vias. Four consecutive signal vias of the signal vias are sequentially disposed at the first side of the first pin row, the first side of the second pin row, the second side of the first pin row, and the second side of the second pin row.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A circuit board, comprising:
 a first pin row, having a first side and a second side, wherein the first side of the first pin row and the second side of the first pin row are opposite to each other;   a second pin row, having a first side and a second side, wherein the first side of the second pin row and the second side of the second pin row are opposite to each other, and the second side of the second pin row is adjacent to the first side of the first pin row; and   a plurality of signal vias, wherein a plurality of traces of the circuit board are electrically connected to a plurality of pins of the first pin row and a plurality of pins of the second pin row respectively through the signal vias,   wherein four consecutive signal vias of the signal vias are sequentially disposed at the first side of the first pin row, the first side of the second pin row, the second side of the first pin row, and the second side of the second pin row,   wherein the signal via of the signal vias disposed at the first side of the first pin row and the signal via of the signal vias disposed at the second side of the second pin row are not aligned.   
     
     
         2 . The circuit board as claimed in  claim 1 , wherein at least one grounding via is coupled to ground and distributed around the signal vias. 
     
     
         3 . The circuit board as claimed in  claim 1 , wherein the signal vias comprise:
 a differential signal pair via, the differential signal pair via including two adjacent differential signal vias.

Join the waitlist — get patent alerts

Track US2021105893A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.