US2021073156A1PendingUtilityA1

Routing of messages

Assignee: INTEL CORPPriority: Dec 22, 2004Filed: Oct 30, 2020Published: Mar 11, 2021
Est. expiryDec 22, 2024(expired)· nominal 20-yr term from priority
Inventors:Avigdor Eldar
H04L 63/0236G06F 13/385
69
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method to provide transfer of data without the use of a network from an application program to an embedded device. A routing service establishes a communication channel without the use of a local area network. The routing service then manages the control of this communication channel for the transfer of data and closes the channel in an appropriate period.

Claims

exact text as granted — not AI-modified
1 - 3 . (canceled) 
     
     
         4 . An apparatus for use in association with a network, the apparatus also being for use in performing computationally-related operations, the apparatus comprising:
 an operating system-related semiconductor processor for use in association with an operating system and operating system-related operations;   circuit card comprising a semiconductor embedded computationally-related processor for use in association with a computationally-related processor program to implement the computationally-related operations;   a switch;   semiconductor-based routing device;   network controllers; and   a database to store data associated, at least in part, with the computationally-related processor program;   wherein:
 (1) the switch is configured for use in establishing bidirectional communication involving a first protocol between the operating system-related processor and the semiconductor embedded computationally-related processor; 
 (2) the operating system-related processor and the semiconductor embedded computationally-related processor are configured to carry out respective network-related communications involving a second protocol in the network via the network controllers associated with the operating system-related processor and the semiconductor embedded computationally-related processor; 
 (3) the semiconductor-based routing device is for use in association with network protocol-related communications of the operating system-related processor; 
 (4) the bidirectional communication involving the first protocol and the respective network-related communications of the operating system-related processor and the semiconductor embedded computationally-related processor are capable of being carried out independently of each other; 
 (5) the first protocol and the second protocol are different protocols, at least in part; and 
 (6) the data is to be used in association with data processing-related operations associated with the computationally-related processor program. 
   
     
     
         5 . The apparatus of  claim 4 , wherein:
 the switch comprises a store and forward switch.   
     
     
         6 . The apparatus of  claim 4 , wherein:
 a semiconductor chip comprises the semiconductor embedded computationally-related processor.   
     
     
         7 . The apparatus of  claim 6 , wherein:
 another semiconductor chip comprises multiple devices that include the operating system-related processor.   
     
     
         8 . The apparatus of  claim 7 , wherein:
 the operating system-related processor and the semiconductor embedded computationally-related processor comprise different respective destinations accessible via the network.   
     
     
         9 . The apparatus of  claim 7 , wherein:
 the apparatus also comprises memory resources for use by the semiconductor embedded computationally-related processor; and   the computationally-related processor program comprises an application program.   
     
     
         10 . The apparatus of  claim 9 , wherein:
 the apparatus comprises a manageability-related semiconductor device;   the network comprises a local area network;   the manageability-related semiconductor device is for use in out-of-band management operations; and   the memory resources are for independent use by the semiconductor embedded computationally-related processor.   
     
     
         11 . At least one non-transitory machine-readable medium storing instructions that when executed by at least one machine results in the at least one machine performing operations comprising:
 establishing, via a switch, bidirectional communication involving a first protocol between an operating system-related semiconductor processor and a semiconductor embedded computationally-related processor;   carrying out, using the operating system-related semiconductor processor and the semiconductor embedded computationally-related processor, respective network-related communications involving a second protocol in a network via network controllers associated with the operating system-related semiconductor processor and the semiconductor embedded computationally-related processor;   using a semiconductor-based routing device in association with network protocol-related communications of the operating system-related semiconductor processor; and   storing data in a data base;   wherein:
 the operating system-related semiconductor processor is for use in association with an operating system and operating system-related operations; 
 a circuit card comprises the semiconductor embedded computationally-related processor; 
 the semiconductor embedded computationally-related processor is for use in association with a computationally-related processor program to implement the computationally-related operations; 
 the bidirectional communication involving the first protocol and the respective network-related communications of the operating system-related processor and the semiconductor embedded computationally-related processor are capable of being carried out independently of each other; 
 the first protocol and the second protocol are different protocols, at least in part; and 
 the data is associated, at least in part, with the computationally-related processor program, and is to be used in association with data processing-related operations associated with the computationally-related processor program. 
   
     
     
         12 . The at least one non-transitory machine-readable medium of  claim 11 , wherein:
 the switch comprises a store and forward switch.   
     
     
         13 . The at least one non-transitory machine-readable medium of  claim 11 , wherein:
 a semiconductor chip comprises the semiconductor embedded computationally-related processor.   
     
     
         14 . The at least one non-transitory machine-readable medium of  claim 13 , wherein:
 another semiconductor chip comprises multiple devices that include the operating system-related processor.   
     
     
         15 . The at least one non-transitory machine-readable medium of  claim 14 , wherein:
 the operating system-related processor and the semiconductor embedded computationally-related processor comprise different respective destinations accessible via the network.   
     
     
         16 . The at least one non-transitory machine-readable medium of  claim 14 , wherein:
 memory resources are for use by the semiconductor embedded computationally-related processor; and   the computationally-related processor program comprises an application program.   
     
     
         17 . The at least one non-transitory machine-readable medium of  claim 16 , wherein:
 the network comprises a local area network;   a manageability-related semiconductor device is for use in out-of-band management operations; and   the memory resources are for independent use by the semiconductor embedded computationally-related processor.

Join the waitlist — get patent alerts

Track US2021073156A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.