US2020348915A1PendingUtilityA1

Mapping a computer code to wires and gates

Assignee: ARCHEO FUTURUS INCPriority: Jun 22, 2017Filed: Nov 19, 2019Published: Nov 5, 2020
Est. expiryJun 22, 2037(~10.9 yrs left)· nominal 20-yr term from priority
H03K 19/17704G06F 8/40G06F 9/44G06F 8/443G06F 30/327G06F 8/4434G06F 30/34G06F 30/33G06F 30/394G06F 8/44G06F 8/35G06F 30/00G06F 16/00G06F 30/343
44
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods and systems for mapping computer code to wires and gates are disclosed. An example method may include acquiring a code written in a programming language and generating, based on the code, a finite state machine (FSM). The method may further include generating, based on the FSM, a wires and gates representation, the wires and gates representation including a plurality of wires and a plurality of combinatorial logics. The method may further include configuring, based on the wires and gates representation, a field-programmable gate array. Input of each of the plurality of wires may represent a symbol selected from a set of symbols of a structured data packet. The size of the symbol can be equal to a number of bits of the structured data packet transferred per a clock cycle according to a data transmission protocol.

Claims

exact text as granted — not AI-modified
1 . A computer-implemented method for mapping a computer code to wires and gates, the method comprising: acquiring a code written in a programming language; generating, based on the code, a finite state machine (FSM); and generating, based on the FSM, a wires and gates representation, the wires and gates representation including a plurality of wires and plurality of combinatorial logics.

Join the waitlist — get patent alerts

Track US2020348915A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.