US2020242046A1PendingUtilityA1

Method, system, and apparatus for page sizing extension

Assignee: INTEL CORPPriority: Dec 31, 2007Filed: Sep 4, 2019Published: Jul 30, 2020
Est. expiryDec 31, 2027(~1.4 yrs left)· nominal 20-yr term from priority
G06F 12/1027G06F 12/1009G06F 2212/6032G06F 12/145G06F 2212/652G06F 2212/68G06F 2212/152G06F 2212/657G06F 12/0864
65
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method, system, and apparatus may initialize a fixed plurality of page table entries for a fixed plurality of pages in memory, each page having a first size, wherein a linear address for each page table entry corresponds to a physical address and the fixed plurality of pages are aligned. A bit in each of the page table entries for the aligned pages may be set to indicate whether or not the fixed plurality of pages is to be treated as one combined page having a second page size larger than the first page size. Other embodiments are described and claimed.

Claims

exact text as granted — not AI-modified
1 . An apparatus comprising:
 a processor to access a memory via a paging system having a first page size and one or more page tables, to initialize a fixed plurality of page table entries for a fixed plurality of pages, wherein each page has the first page size and a linear address for each page in each page table entry corresponds to a physical address and the fixed plurality of pages are aligned, and to set a first bit in each of the fixed plurality of page table entries indicating whether or not the fixed plurality of pages is to be treated as one combined page having a second page size larger than the first page size.

Join the waitlist — get patent alerts

Track US2020242046A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.