US2020192167A1PendingUtilityA1

Liquid crystal display device

Assignee: SAKAI DISPLAY PRODUCTS CORPPriority: Aug 27, 2015Filed: Feb 19, 2020Published: Jun 18, 2020
Est. expiryAug 27, 2035(~9.1 yrs left)· nominal 20-yr term from priority
H10D 86/441H10D 86/60G02F 1/13606G02F 1/133528G09G 3/3648G09G 3/3655G02F 1/13624G02F 1/136286G09G 2300/0426G09G 2320/068G09G 2320/028G09G 3/3611G02F 1/136213G09G 2300/0876G09G 3/3677G02F 1/1368G02F 1/134336H01L 27/124G09G 3/00G02F 2001/13606
57
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Each of pixels arranged in a matrix has at least first and second subpixels defined to include an electrode pair of a subpixel electrode and a counter electrode facing each other with a liquid crystal layer interposed therebetween. A scanning signal is applied from a scanning signal line of each row of the matrix to a gate electrode of a TFT for applying a data signal from a source signal line to the subpixel electrode included in each of the first and second subpixels. A discharge capacitor electrode is connected to the subpixel electrode of the second subpixel through another TFT. When the signal width of the scanning signal is within a range from M times (M is 0 or 1) the length of 1 H to (M+1) times, a discharge signal line is connected to the scanning signal line, which is scanned after N horizontal scanning periods (N is M+2, that is, 2 or 3), by a signal-to-signal connection line.

Claims

exact text as granted — not AI-modified
1 - 10 . (canceled) 
     
     
         11 . A liquid crystal display apparatus, comprising:
 pixels which are arranged in a matrix and each of which has at least first and second subpixels defined to include an electrode pair of a subpixel electrode and a counter electrode facing each other with a liquid crystal layer interposed therebetween;   first and second switching elements for applying a data signal to subpixel electrodes included in the first and second subpixels;   a scanning signal line for applying a scanning signal for turning on the first and second switching elements to control electrodes of the first and second switching elements for each row of the matrix;   an electrode pair of a discharge capacitor electrode included in the second subpixel and a discharge capacitor counter electrode connected to a predetermined potential;   a third switching element connected between the discharge capacitor electrode and the subpixel electrode of the second subpixel; and   a discharge signal line for applying a discharge signal for turning on the third switching element to a control electrode of the third switching element for each row of the matrix,   wherein an on-period of one scanning signal for turning on the first switching element included in one first subpixel and an on-period of one discharge signal applied to one discharge signal line are not overlapped, a parasitic capacitance being present between the one discharge signal line and the subpixel electrode included in the one first subpixel.   
     
     
         12 . The liquid crystal display apparatus according to  claim 11 , wherein a leading edge of the one discharge signal is delayed by a predetermined time or more compared with a trailing edge of the one scanning signal. 
     
     
         13 . The liquid crystal display apparatus according to  claim 12 , wherein the on-period of the one scanning signal is shorter than the length of one horizontal scanning period which is a time period from a time when the one scanning signal rises to a time when a next scanning signal to rise next after the one scanning signal rises,
 further comprising a signal-to-signal connection line connecting the one discharge signal line to a scanning signal line to which a scanning signal to rise after N horizontal scanning periods (N is an integer of 1 or more) after the one scanning signal rises is applied.   
     
     
         14 . The liquid crystal display apparatus according to  claim 12 , wherein the on-period of the one scanning signal is M times (M is an integer of 1 or more) the length of one horizontal scanning period or more and shorter than (M+1) times, the one horizontal scanning period being a time period from a time when the one scanning signal rises to a time when a next scanning signal to rise next after the one scanning signal rises,
 further comprising a signal-to-signal connection line connecting the one discharge signal line to a scanning signal line to which a scanning signal to rise after N horizontal scanning periods (N is an integer of M+1 or more) after the one scanning signal rises is applied.   
     
     
         15 . The liquid crystal display apparatus according to  claim 11 , wherein the first and second subpixels are arranged in a direction crossing the discharge signal line, and the discharge signal line is arranged between adjacent first and second subpixels in pixels adjacent to each other in the direction. 
     
     
         16 . The liquid crystal display apparatus according to  claim 11 , wherein the polarity of a data signal applied to the first and second subpixels is inverted every frame period. 
     
     
         17 . The liquid crystal display apparatus according to  claim 11 , wherein each of the first and second subpixels is defined to include an electrode pair of an auxiliary capacitor electrode connected to the subpixel electrode and an auxiliary capacitor counter electrode connected to the predetermined potential. 
     
     
         18 . The liquid crystal display apparatus according to  claim 11 , wherein the pixel is defined to include an electrode pair having electrodes connected to the discharge capacitor electrode and the subpixel electrode of the first subpixel. 
     
     
         19 . The liquid crystal display apparatus according to  claim 13 , further comprising a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,
 wherein the scanning signal line extending from the display region and the signal-to-signal connection line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line intersects with N scanning signal lines.   
     
     
         20 . The liquid crystal display apparatus according to  claim 14 , further comprising a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,
 wherein the scanning signal line extending from the display region and the signal-to-signal connection line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line intersects with N scanning signal lines.   
     
     
         21 . The liquid crystal display apparatus according to  claim 13 , further comprising, for each column of the matrix, two data signal lines including a first data signal line for applying data signals to pixels in an odd row of the matrix and a second data signal line for applying data signals to pixels in an even row of the matrix,
 wherein two adjacent rows are simultaneously scanned,   further comprising a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,   wherein the scanning signal line extending from the display region and the signal-to-signal connection line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line intersects with 2N scanning signal lines.   
     
     
         22 . The liquid crystal display apparatus according to  claim 14 , further comprising, for each column of the matrix, two data signal lines including a first data signal line for applying data signals to pixels in an odd row of the matrix and a second data signal line for applying data signals to pixels in an even row of the matrix,
 wherein two adjacent rows are simultaneously scanned,   further comprising a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,   wherein the scanning signal line extending from the display region and the signal-to-signal connection line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line intersects with 2N scanning signal lines.   
     
     
         23 . The liquid crystal display apparatus according to  claim 13 , further comprising, for each column of the matrix, two data signal lines including a first data signal line for applying data signals to pixels in an odd row of the matrix and a second data signal line for applying data signals to pixels in an even row of the matrix,
 wherein two adjacent rows are simultaneously scanned,   further comprising:   a scanning signal connection line connecting scanning signal lines to each other for the two rows;   a discharge signal connection line which connects discharge signal lines to each other for the two rows and is connected to the signal-to-signal connection line;   a common scanning signal line for applying a scanning signal common to the two rows to the scanning signal connection line; and   a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,   wherein the signal-to-signal connection line and the common scanning signal line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line is wired in common to the two rows, and intersects with N common scanning signal lines.   
     
     
         24 . The liquid crystal display apparatus according to  claim 14 , further comprising, for each column of the matrix, two data signal lines including a first data signal line for applying data signals to pixels in an odd row of the matrix and a second data signal line for applying data signals to pixels in an even row of the matrix,
 wherein two adjacent rows are simultaneously scanned,   further comprising:   a scanning signal connection line connecting scanning signal lines to each other for the two rows;   a discharge signal connection line which connects discharge signal lines to each other for the two rows and is connected to the signal-to-signal connection line;   a common scanning signal line for applying a scanning signal common to the two rows to the scanning signal connection line; and   a liquid crystal panel comprising a display region where the pixels are arranged in a matrix,   wherein the signal-to-signal connection line and the common scanning signal line are wired in an edge portion of the liquid crystal panel excluding the display region, and   the signal-to-signal connection line is wired in common to the two rows, and intersects with N common scanning signal lines.   
     
     
         25 . A driving method for driving a liquid crystal display apparatus, the liquid crystal display apparatus comprising:
 pixels which are arranged in a matrix and each of which has at least first and second subpixels defined to include an electrode pair of a subpixel electrode and a counter electrode facing each other with a liquid crystal layer interposed therebetween;   first and second switching elements for applying a data signal to subpixel electrodes included in the first and second subpixels;   a scanning signal line for applying a scanning signal for turning on the first and second switching elements to control electrodes of the first and second switching elements for each row of the matrix;   an electrode pair of a discharge capacitor electrode included in the second subpixel and a discharge capacitor counter electrode connected to a predetermined potential;   a third switching element connected between the discharge capacitor electrode and the subpixel electrode of the second subpixel; and   a discharge signal line for applying a discharge signal for turning on the third switching element to a control electrode of the third switching element for each row of the matrix,   the driving method comprising:   applying the scanning signal and the discharge signal so that an on-period of one scanning signal for turning on the first switching element included in one first subpixel and an on-period of one discharge signal applied to one discharge signal line are not overlapped, wherein a parasitic capacitance is present between the one discharge signal line and the subpixel electrode included in the one first subpixel.   
     
     
         26 . The driving method according to  claim 25 , comprising:
 applying the scanning signal and the discharge signal so that a leading edge of the one discharge signal is delayed by a predetermined time or more compared with a trailing edge of the one scanning signal.   
     
     
         27 . The driving method according to  claim 26 , comprising
 applying, for each column of the matrix, the scanning signal having an on-period shorter than the length of one horizontal scanning period which is a time period from a time when the one scanning signal rises to a time when a next scanning signal to rise next after the one scanning signal rises; and   applying, as the one discharge signal, a scanning signal which rises after N horizontal scanning periods (N is an integer of 1 or more) after the one scanning signal rises.   
     
     
         28 . The driving method according to  claim 26 , comprising
 applying, for each column of the matrix, the scanning signal having an on-period which is M times (M is an integer of 1 or more) the length of one horizontal scanning period or more and shorter than (M+1) times, wherein the one horizontal scanning period is a time period from a time when the one scanning signal rises to a time when a next scanning signal to rise next after the one scanning signal rises; and   applying, as the one discharge signal, a scanning signal which rises after N horizontal scanning periods (N is an integer of M+1 or more) after the one scanning signal rises.

Join the waitlist — get patent alerts

Track US2020192167A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.