US2020097290A1PendingUtilityA1

Method and apparatus for performing a vector permute with an index and an immediate

Assignee: INTEL CORPPriority: Dec 27, 2014Filed: Sep 4, 2019Published: Mar 26, 2020
Est. expiryDec 27, 2034(~8.4 yrs left)· nominal 20-yr term from priority
G06F 15/8053G06F 16/9017G06F 9/30032G06F 9/3012G06F 15/8084G06F 7/764G06F 2209/462G06F 9/30036G06F 9/30038
57
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An apparatus and method for performing a vector permute. For example, one embodiment of a processor comprises: a source vector register to store a plurality of source data elements; a destination vector register to store a plurality of destination data elements; a control vector register to store a plurality of control data elements, each control data element corresponding to one of the destination data elements and including an N bit value indicating whether a source data element is to be copied to the corresponding destination data element; vector permute logic to compare the N bit value of each control data element to an N bit portion of an immediate to determine whether to copy a source data element to the corresponding destination data element, wherein if the N bit values match, then the vector permute logic is to identify a source data element using an index value included in the control data element and to responsively copy the source data element to the corresponding destination data element in the destination vector register.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A processor comprising:
 a source vector register to store a plurality of source data elements;   a destination vector register to store a plurality of destination data elements;   a control vector register to store a plurality of control data elements, each control data element corresponding to one of the destination data elements and including an N bit value indicating whether a source data element is to be copied to the corresponding destination data element;   vector permute logic to compare the N bit value of each control data element to an N bit portion of an immediate to determine whether to copy a source data element to the corresponding destination data element, wherein if the N bit values match, then the vector permute logic is to identify a source data element using an index value included in the control data element and to responsively copy the source data element to the corresponding destination data element in the destination vector register.

Join the waitlist — get patent alerts

Track US2020097290A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.