US2020083356A1PendingUtilityA1

Photomask layout, methods of forming fine patterns and method of manufacturing semiconductor devices

Assignee: SAMSUNG ELECTRONICS CO LTDPriority: Mar 3, 2016Filed: Sep 13, 2019Published: Mar 12, 2020
Est. expiryMar 3, 2036(~9.6 yrs left)· nominal 20-yr term from priority
H10P 76/4085H10P 76/2041H10P 50/642H10P 50/73H10W 20/0698H10W 20/089H10W 20/069H01L 28/00H01L 21/0337H01L 21/31144H01L 21/76895H01L 29/66795H01L 21/76897H01L 29/66621H01L 21/76816H01L 21/30604H01L 21/0274H10P 76/00H10D 30/024H10D 64/027H10D 1/00
58
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of forming fine patterns including forming a plurality of first sacrificial patterns on a target layer, the target layer on a substrate, forming first spacers on respective sidewalls of the first sacrificial patterns, removing the first sacrificial patterns, forming a plurality of second sacrificial patterns, the second sacrificial patterns intersecting with the first spacers, each of the second sacrificial patterns including a line portion and a tab portion, and the tab portion having a width wider than the line portion, forming second spacers on respective sidewalls of the second sacrificial patterns, removing the second sacrificial patterns, and etching the target layer through hole regions, the hole regions defined by the first spacers and the second spacers, to expose the substrate may be provided.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method of forming fine patterns, the method comprising:
 forming a plurality of first sacrificial patterns on a target layer, the target layer on a substrate;   forming first spacers on respective sidewalls of the first sacrificial patterns;   removing the first sacrificial patterns;   forming a plurality of second sacrificial patterns, the second sacrificial patterns intersecting with the first spacers, each of the second sacrificial patterns including a line portion and a tab portion, and the tab portion having a width wider than the line portion;   forming second spacers on respective sidewalls of the second sacrificial patterns;   removing the second sacrificial patterns; and   etching the target layer through hole regions, the hole regions defined by the first spacers and the second spacers, to expose the substrate.

Join the waitlist — get patent alerts

Track US2020083356A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.