US2019341452A1PendingUtilityA1

Iii-v-segmented finfet free of wafer bonding

Assignee: IBMPriority: May 4, 2018Filed: May 4, 2018Published: Nov 7, 2019
Est. expiryMay 4, 2038(~11.8 yrs left)· nominal 20-yr term from priority
H10P 14/6312H01L 29/6681H01L 21/02241H01L 29/785H01L 21/823431H01L 29/0847H10D 84/0158H10D 84/038H10D 30/0243H10D 30/62H10D 30/6757H10D 30/675H10D 30/6713H10D 64/017H10D 62/151H10D 30/031
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A technique relates to a semiconductor device. A stack is formed of alternating layers of inserted layers and channel layers on a substrate. Source or drain (S/D) regions are formed on opposite sides of the stack. The inserted layers are converted into oxide layers. Gate materials are formed on the stack.

Claims

exact text as granted — not AI-modified
1 . A method of forming a semiconductor device, the method comprising:
 forming a stack of alternating layers of inserted layers and channel layers on a substrate;   forming source or drain (S/D) regions on opposite sides of the stack;   converting the inserted layers into oxide layers; and   forming gate materials on the stack.   
     
     
         2 . The method of  claim 1 , wherein converting the inserted layers into the oxide layers causes the oxide layers to shrink. 
     
     
         3 . The method of  claim 1 , wherein converting the inserted layers into the oxide layers causes an indent in the oxide layers. 
     
     
         4 . The method of  claim 1 , wherein the oxide layers separate the channel layers in the stack. 
     
     
         5 . The method of  claim 1 , wherein the oxide layers are non-conductive. 
     
     
         6 . The method of  claim 1 , wherein the channel layers are conductive. 
     
     
         7 . The method of  claim 1 , wherein the inserted layers comprise AlGaAs. 
     
     
         8 . The method of  claim 1 , wherein the oxide layers comprise AlGaO. 
     
     
         9 . The method of  claim 1  further comprising forming a buffer layer on the substrate prior to forming the stack. 
     
     
         10 . The method of  claim 9 , wherein the buffer layer comprises GaPAs. 
     
     
         11 - 20 . (canceled)

Join the waitlist — get patent alerts

Track US2019341452A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.